

Single D-type Flip-Flop with Set and Reset; Positive Edge Trigger

General Description

The ET74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data (D), clock (CP), set ($\bar{S}D$) and reset ($\bar{R}D$) inputs, and complementary Q and $\bar{Q}$ outputs. Data at the D-input that meets the set-up and hold time requirements on the Low-to-High clock transition will be stored in the flip-flop and appear at the Q output. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in mixed 3.3V and 5V environments.

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the potentially damaging back-flow current through the device when it is powered down.

Features

- Designed for 1.65V to 5.5V V_{CC} Operation
- Over-voltage Tolerant Inputs Accept Voltages to 5.5V
- High Noise Immunity
- $\pm 32mA$ Balanced Output Sink and Source Capability
- CMOS Low Power Consumption
- Direct Interface with TTL Levels
- I_{OFF} Circuitry Provides Partial Power-down Mode Operation
- ESD Protection Complies with JESD22 Standard
 - HBM: $\pm 4000V$ Pass (JEDEC JS-001)
 - CDM: $\pm 1500V$ Pass (JEDEC JS-002)
- Latch-up Performance Exceeds $\pm 200mA$ per JEDEC JESD78F
- Part No. and Package Information


Part No.	Package	Packing Option	MSL
ET74LVC1G74U	MSOP8 (3.0mm $\times$ 3.0mm)	Tape and Reel, 4K/Reel	3

Applications

- Server
- LED Display Screen
- Network Switches
- Telecommunications Infrastructure
- Motor Driver
- I/O Extender

ET74LVC1G74

Pin Configuration



MSOP8

Figure2. Logic Symbol

Pin Function

MSOP8

Pin No.	Pin Name	Pin Function
1	CP	Clock Input (Low-to-High, Edge-Triggered)
2	D	Data Input
3	Q-bar	Complement Output
4	GND	Ground
5	Q	True Output
6	RD-bar	Asynchronous Reset-direct Input (Active Low)
7	SD-bar	Asynchronous Set-direct Input (Active Low)
8	VCC	Supply Voltage

Functional Diagram




Figure2. Logic Symbol

ET74LVC1G74




Figure3. Logic Diagram

Functional Description

Table1. Function Table for Asynchronous Operation

H = High voltage level; L = Low voltage level; X = Don't care.

Input				Output	
$\bar{SD}$	$\bar{RD}$	CP	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

Table2. Function Table for Synchronous Operation

H = High voltage level; L = Low voltage level; $\uparrow$ = Low-to-High CP transition;

Q_{n+1} = state after the next Low-to-High CP transition.

Input				Output	
$\bar{SD}$	$\bar{RD}$	CP	D	Q_{n+1}	$\bar{Q}_{n+1}$
H	H	$\uparrow$	L	L	H
H	H	$\uparrow$	H	H	L
H	H	L	X	Q_n	$\bar{Q}_n$

ET74LVC1G74

Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage (V _{CC} Pin)		-0.5 to 6.5	V
I _{IK}	DC Input Diode Current, V _I < GND		-50	mA
V _I	DC Input Voltage ⁽¹⁾		-0.5 ≤ V _I ≤ 6.5	V
I _{OK}	DC Output Diode Current, V _O < GND		±50	mA
V _O	DC Output Voltage Output in Higher or Low State		-0.5 to V _{CC} + 0.5	V
I _O	DC Output Sink Current, V _O = 0V to V _{CC}		±50	mA
I _{CC}	DC Supply Current per Supply Pin		100	mA
I _{GND}	DC Ground Current per Supply Pin		-100	mA
T _J	Max Junction Temperature		150	°C
T _{STG}	Storage Temperature Range		-65 to 150	°C
V _{ESD}	ESD Classification	Human Body Model ⁽²⁾	±4000	V
		Charged Device Model ⁽³⁾	±1500	
I _{LU}	Max Latch Up Current Above V _{CC} and GND at 125°C ⁽⁴⁾		±200	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Note1: I_O absolute maximum rating must be observed.

Note2: HBM tested per JEDEC JS-001;

Note3: CDM tested per JEDEC JS-002;

Note4: Latch up Current Maximum Rating tested per JEDEC JESD78F.

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Unit
V _{CC}	DC Supply Voltage Operating		1.65	5.5	V
V _I	DC Input Voltage		0	V _{CC}	V
V _O	DC Output Voltage (High or Low State)		0	V _{CC}	V
T _A	Operating Temperature Range		-40	125	°C
t _r , t _f	Input Rise and Fall Time	V _{CC} = 1.65V to 2.7V		20	ns/V
		V _{CC} = 2.7V to 5.5V		10	

ET74LVC1G74

Electrical Characteristics

DC Electrical Characteristics

Symbol	Parameter	Condition	V _{CC} (V)	T _A = 25°C			-40°C ≤ T _A ≤ 125°C		Unit
				Min	Typ	Max	Min	Max	
V _{IH}	High-Level Input Voltage		1.65~1.95	0.65V _{CC}			0.65V _{CC}		V
			2.3~2.7	1.7			1.7		
			2.7~3.6	2.0			2.0		
			4.5~5.5	0.7V _{CC}			0.7V _{CC}		
V _{IL}	Low-Level Input Voltage		1.65~1.95			0.35V _{CC}		0.35V _{CC}	V
			2.3~2.7			0.7		0.7	
			2.7~3.6			0.8		0.8	
			4.5~5.5			0.3V _{CC}		0.3V _{CC}	
V _{OH}	High-Level Output Voltage	I _{OH} = -100uA	1.65~5.5	V _{CC} - 0.1			V _{CC} - 0.1		V
		I _{OH} = -4mA	1.65	1.2	1.54		0.95		
		I _{OH} = -8mA	2.3	1.9	2.15		1.7		
		I _{OH} = -12mA	2.7	2.2	2.5		1.9		
		I _{OH} = -24mA	3.0	2.3	2.62		2.0		
		I _{OH} = -32mA	4.5	3.8	4.11		3.4		
V _{OL}	Low-Level Output Voltage	I _{OL} = 100uA	1.65~5.5			0.1		0.1	V
		I _{OL} = 4mA	1.65		0.07	0.45		0.70	
		I _{OL} = 8mA	2.3		0.09	0.3		0.45	
		I _{OL} = 12mA	2.7		0.16	0.4		0.60	
		I _{OL} = 24mA	3.0		0.17	0.55		0.80	
		I _{OL} = 32mA	4.5		0.18	0.55		0.80	
I _I	Input Leakage Current	V _I = 5.5V or GND	0~5.5		±0.1	±5		±20	uA
I _{OFF}	Power Off Leakage Current	V _I = 5.5V or V _O = 5.5V	0		±0.1	±10		±20	uA
I _{CC}	Quiescent Supply Current	V _I = 5.5V or GND	1.65~5.5		0.1	10		40	uA
ΔI _{CC}	Additional Supply Current	Per Pin: V _I = V _{CC} - 0.6V; I _O = 0mA	2.3~5.5		5.0	500		500	uA

ET74LVC1G74

AC Electrical Characteristics

Voltages are referenced to GND (ground = 0V); for test circuit see [Figure6](#).

All typical values are measured at corresponding V_{CC} and $T_A = 25^\circ\text{C}$.

Symbol	Parameter	Conditions	$T_A = 25^\circ\text{C}$			$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		Unit
			Min	Typ	Max	Min	Max	
t_{pd}	Propagation Delay	CP to $Q, \bar{Q}$; See Figure4						ns
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	1.5	8.1	13.4	1.5	17	
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	1.0	4.5	7.1	1.0	9.0	
		$V_{CC} = 2.7\text{V}$	1.0	4.4	7.1	1.0	9.0	
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	1.0	4.3	5.9	1.0	7.5	
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	1.0	2.5	4.1	1.0	5.5	
		$\bar{SD}$ to $Q, \bar{Q}$; See Figure5						
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	1.5	7.8	12.9	1.5	17	
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	1.0	4.5	7.0	1.0	9.0	
		$V_{CC} = 2.7\text{V}$	1.0	4.1	7.0	1.0	9.0	
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	1.0	3.9	5.9	1.0	7.5	
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	1.0	2.4	4.1	1.0	5.5	
		$\bar{RD}$ to $Q, \bar{Q}$; See Figure5						
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	1.5	7.0	12.9	1.5	17	
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	1.0	3.7	7.0	1.0	9.0	
		$V_{CC} = 2.7\text{V}$	1.0	3.6	7.0	1.0	9.0	
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	1.0	3.5	5.9	1.0	7.5	
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	1.0	2.0	4.1	1.0	5.5	
t_w	Pulse Width	CP High or Low; See Figure4						ns
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	6.2			6.2		
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	2.7			2.7		
		$V_{CC} = 2.7\text{V}$	2.7			2.7		
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	2.7			2.7		
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	2.0			2.0		
		$\bar{SD}$ and $\bar{RD}$ Low; See Figure5						
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	6.2			6.2		
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	2.7			2.7		
		$V_{CC} = 2.7\text{V}$	2.7			2.7		
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	2.7			2.7		
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	2.0			2.0		
t_{rec}	Recovery Time	$\bar{SD}$ and $\bar{RD}$; See Figure5						ns
		$V_{CC} = 1.65\text{V to } 1.95\text{V}$	1.9			1.9		
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	1.4			1.4		
		$V_{CC} = 2.7\text{V}$	1.3			1.3		
		$V_{CC} = 3.0\text{V to } 3.6\text{V}$	1.2			1.2		
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	1.0			1.0		

ET74LVC1G74

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	T _A = 25°C			-40°C ≤ T _A ≤ 125°C		Unit
			Min	Typ	Max	Min	Max	
t _{su}	Set-up Time	D to CP; See Figure4						ns
		V _{CC} = 1.65V to 1.95V	2.9			2.9		
		V _{CC} = 2.3V to 2.7V	1.7			1.7		
		V _{CC} = 2.7V	1.7			1.7		
		V _{CC} = 3.0V to 3.6V	1.3			1.3		
		V _{CC} = 4.5V to 5.5V	1.1			1.1		
t _h	Hold Time	D to CP; See Figure4						ns
		V _{CC} = 1.65V to 1.95V	1.5			1.5		
		V _{CC} = 2.3V to 2.7V	1.0			1.0		
		V _{CC} = 2.7V	1.0			1.0		
		V _{CC} = 3.0V to 3.6V	1.0			1.0		
		V _{CC} = 4.5V to 5.5V	1.0			1.0		
f _{max}	Maximum Frequency	CP; See Figure4						MHz
		V _{CC} = 1.65V to 1.95V	80			80		
		V _{CC} = 2.3V to 2.7V	175			175		
		V _{CC} = 2.7V	175			175		
		V _{CC} = 3.0V to 3.6V	175			175		
		V _{CC} = 4.5V to 5.5V	200			200		

Capacitance Characteristics

Symbol	Parameter	Condition	Typ	Unit
C _{IN}	Input Capacitance	V _{CC} = 5.5V, V _I = 0V or V _{CC}	4.5	pF
C _{PD}	Power Dissipation Capacitance ⁽⁵⁾	10MHz, V _{CC} = 3.3V, V _I = 0V or V _{CC}	37	pF

Note5: C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = Input Frequency in MHz;

f_o = Output Frequency in MHz;

C_L = Output Load capacitance in pF;


V_{CC} = Supply Voltage in V;

N = Number of Inputs Switching;

Σ(C_L × V_{CC}² × f_o) = Sum of Outputs.

ET74LVC1G74

Test Waveform




Measurement points are given in [Table 3](#).

The shaded areas indicate when the input is permitted to change for predictable output performance.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 4. The clock input (CP) to output (Q, $\bar{Q}$) propagation delays and pulse width, D to CP set-up, CP to D hold times and the maximum frequency



Measurement points are given in [Table 3](#).

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.


Figure 5. The set ($\bar{SD}$) and reset ($\bar{RD}$) input to output (Q, $\bar{Q}$) propagation delays, pulse widths and the $\bar{RD}$ to CP recovery time

ET74LVC1G74

Table3. Measurement Points

Supply Voltage	Input	Output
V_{CC}	V_M	V_M
1.65V to 1.95V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3V to 2.7V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7V	1.5V	1.5V
3.0V to 3.6V	1.5V	1.5V
4.5V to 5.5V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

Test Circuit



Measurement points are given in [Table4](#).

Definitions test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

R_T = Termination resistance should be equal to output impedance Z_O of the pulse generator;

V_{EXT} = External voltage for measuring switching times.

Figure6. Test circuit for measuring switching times


Table4. Test Data

Supply Voltage	Input		Load		V_{EXT}		
V_{CC}	V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
1.65V to 1.95V	V_{CC}	$\leq 3.0ns$	30pF	1k Ω	Open	GND	$2 \times V_{CC}$
2.3V to 2.7V	V_{CC}	$\leq 3.0ns$	30pF	500 Ω	Open	GND	$2 \times V_{CC}$
2.7V	2.7V	$\leq 3.0ns$	50pF	500 Ω	Open	GND	6V
3.0V to 3.6V	2.7V	$\leq 3.0ns$	50pF	500 Ω	Open	GND	6V
4.5V to 5.5V	V_{CC}	$\leq 3.0ns$	50pF	500 Ω	Open	GND	$2 \times V_{CC}$

ET74LVC1G74

Package Dimension

MSOP8 (3.0mm × 3.0mm)



COMMON DIMENSIONS

(Unit: mm)

SYMBOL	MIN	NOM	MAX
A	-	-	1.10
A1	0.00	-	0.15
A2	0.75	0.85	0.95
b	0.22	0.30	0.38
c	0.08	0.1	0.20
D	2.90	3.00	3.10
E	3.90	-	5.10
E1	2.90	3.00	3.10
e	0.65BSC		
L	0.33	-	0.7

