

ET4557SX - SIM Card Interface Level Translator With EMI Filter and ESD Protection

General Description

The ET4557SX device is built for interfacing a SIM card with a single low-voltage 1.08V to 1.98V host side interface. The ET4557SX contains three 1.62V to 3.6V level translators to convert the data, RST and CLK signals between a SIM card and a host micro controller.

The ET4557SX is compliant with all ETSI, IMT-2000 and ISO-7816 SIM/Smart card interface requirements.

Features

- Supports clock speed up to 10MHz clock
- Compliant with all ETSI, IMT-2000 and ISO-7816 SIM/Smart card interface requirements
- Support SIM card supply voltages with range of 1.62V to 3.6V
- Host micro controller operating voltage range: 1.08V to 1.98V
- Automatic level translation of I/O, RST and CLK between SIM card and host side interface with capacitance isolation
- Incorporates shutdown feature for the SIM card signals according to ISO-7816-3
- Automatic enable and disable through VCCB
- Integrated pull-up and pull-down resistors: no external resistors required
- Integrated EMI filters suppress higher harmonics of digital I/Os
- Integrated 8kV ESD protection according to IEC 61000-4-2, level 4 on all SIM card contact pins
- Level shifting buffers keep ESD stress away from the host (zero-clamping concept)
- Pb-free, Restriction of Hazardous Substances (RoHS) compliant and free of halogen and antimony (Dark Green compliant)
- Part No. and Package


Part No.	Package	MSL
ET4557SX	QFN10 (1.4mm×1.8mm,0.4mm pitch)	Level 1

Applications

- Mobile and personal phones
- Wireless modems
- SIM card terminals

ET4557SX

Pin Configuration




Pin Function

Pin	Pin No.	Type	Description
RST_HOST	1	I	Reset input from host controller.
CLK_HOST	2	I	Clock input from host controller.
IO_HOST	3	I/O	Host controller bidirectional data input/output. The host output must be on an open-drain driver.
V _{CCB}	4	Supply	SIM card supply voltage. When V _{CCB} is below the V _{CCB} disable, the device is disabled. This pin should be bypassed with a 0.1μF~1μF ceramic capacitor close to the pin.
IO_SIM	5	I/O	SIM card bidirectional data input/output. The SIM card output must be on an open-drain driver.
CLK_SIM	6	O	Clock output pin for the SIM card.
RST_SIM	7	O	Reset output pin for the SIM card.
GND	8	Ground	Ground for the SIM card and host controller. Proper grounding and bypassing are required to meet ESD specifications.
V _{CCA}	9	Supply	Supply voltage for the host controller side input/output pins (CLK_HOST, RST_HOST, IO_HOST). This pin should be bypassed with a 1μF ceramic capacitor close to the pin.
EN	10	I	Host controller driven enable pin. This pin should be HIGH (V _{CCA}) for normal operation, and LOW to help avoid race conditions specifically during the shutdown sequence.

ET4557SX

Block Diagram



Functional Description

The ET4557SX device is built for interfacing a SIM card with a single low-voltage 1.08V to 1.98V host side interface. The ET4557SX contains three 1.62V to 3.6V level translators to convert the data, RST and CLK signals between a SIM card and a host micro controller.

Table 1. Function Table

Supply Voltage		Input	Input/Out		Operational Mode
V_{CCA}	V_{CCB}	EN ⁽¹⁾⁽²⁾	Host	SIM Card	
1.08V to 1.98V	1.62V to 3.6V	H	HOST=SIM Card	SIM Card=HOST	Active
1.08V to 1.98V	1.62V to 3.6V	L	See Table 2 , Condition B		Shutdown Mode
GND	1.62V to 3.6V	X	See Table 2 , Condition B		Shutdown Mode
1.08V to 1.98V	GND	X	See Table 2 , Condition A		Shutdown Mode
GND	GND	X	See Table 2 , Condition A		Shutdown Mode

Notes:

1) H = HIGH voltage level; L = LOW voltage level; X = don't care.

2) V_{IL} and V_{IH} are referenced to V_{CCA} . The EN can be controlled by an external device limit of $V_{CCA} + 0.3$ V.


Table 2. Pin Condition

Pin condition	Condition A	Condition B
RST_HOST	100k Ω pull low	100k Ω pull low
CLK_HOST	100k Ω pull low	100k Ω pull low
IO_HOST	4.3k Ω pull to V_{CCA}	4.3k Ω pull to V_{CCA}
RST_SIM	100k Ω pull low	400 Ω pull low
CLK_SIM	100k Ω pull low	400 Ω pull low
IO_SIM	High Z	400 Ω pull low

Shutdown Sequence of ET4557SX

The ISO 7816-3 specification specifies the shutdown sequence for the SIM card signals to ensure that the card is properly disabled for power savings. Also during hot swap, the orderly shutdown of these signals helps to avoid any improper write and corruption of data.

When the V_{CCB} disable, V_{CCB_DIS} , the shutdown sequence is initiated by powering down the RST_SIM channel. Once the RST_SIM channel is powered down, CLK_SIM and IO_SIM are powered down sequentially one-by-one. An internal pull-down resistor on the SIM pins is used to pull these channels LOW. The shutdown sequence is completed in a few microseconds.



Embedded Enable if Enable is tied to VCCA

The device contains an auto-enable feature. If V_{CCB} rises above V_{CCB_EN} , the level translator logic is enabled automatically. As soon as V_{CCB} drops below the V_{CCB_DIS} , the SIM card side drivers and the level translator logic is disabled. Host side IO pin is configured as input with a 4.3k Ω resistor pulled up to V_{CCA} .

When the V_{CCB} drops below V_{CCB} disable voltage but is still higher than a MOS threshold (e.g. 0.8V) the pull-down NMOS in the one-directional drive will be off and NMOS controlled by CTL will be on, and the 400 Ω resistor will keep the card side CLK/RST/IO low. Additionally the CLK/RST pins on both the Host and Card side have a 400 Ω pull down resistor. The 400 Ω resistor is used for discharge at power off and the 100k Ω resistor is used for keep RST_SIM/CLK_SIM low when V_{CCB} below V_{TH} .




Figure 2. RST/CLK voltage level translation architecture

When $V_{CCB_EN} = 0$ then $CTL = V_{CCB}$ and line is high-Z.

When $V_{CCB_EN} = 1$ then $CTL = GND$ and line is active.




Figure 3. IO voltage level translation architecture

When $V_{CCB_EN} = 0$ then $CTL = V_{CCB}$ and line is high-Z.

When $V_{CCB_EN} = 1$ then $CTL = GND$ and line is active.

EMI filter

All input/output driver stages are equipped with EMI filters to reduce interferences towards sensitive mobile communication.

ESD protection

The device has robust ESD protections on all SIM card pins as well as on the V_{CCB} pin. The architecture prevents any stress for the host: the voltage translator discharges any stress to supply ground.

ET4557SX

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Conditions		Min.	Max.	Unit
V _{CCA}	Host supply voltage			GND - 0.5	2.4	V
V _{CCB}	SIM supply voltage			GND - 0.5	4.0	V
EN	Enable input voltage	Enable input voltage, HOST side		GND - 0.5	V _{CCA} + 0.3	V
V _I (CLK_HOST)	Input voltage on pin CLK_HOST	Input signal voltage, HOST side		GND - 0.5	V _{CCA} + 0.3	V
V _I (RST_HOST)	Input voltage on pin RST_HOST	Input signal voltage, HOST side		GND - 0.5	V _{CCA} + 0.3	V
V _I (IO_HOST)	Input voltage on pin IO_HOST	Input signal voltage, HOST side		GND - 0.5	V _{CCA} + 0.3	V
V _I (EN)	Input voltage on pin EN	Enable input voltage, HOST side		GND - 0.5	2.4	V
V _I (CLK_SIM)	Input voltage on pin CLK_SIM	Input signal voltage, SIM side		GND - 0.5	V _{CCB} + 0.3	V
V _I (RST_SIM)	Input voltage on pin RST_SIM	Input signal voltage, SIM side		GND - 0.5	V _{CCB} + 0.3	V
V _I (IO_SIM)	Input voltage on pin IO_SIM	Input signal voltage, SIM side		GND - 0.5	V _{CCB} + 0.3	V
T _{STG}	Storage temperature			-65	+150	°C
T _J	Junction temperature			-40	+150	°C
T _A	Ambient temperature			-40	+85	°C
V _{ESD}	Electrostatic discharge voltage	IEC 61000-4-2, level 4, all memory card- side pins, V _{CCB} and GND	Contact discharge	-8	+8	kV
			Air discharge	-15	+15	kV
		Human Body Model (HBM) JEDEC JESD22-A114F; all pins		-2000	+2000	V
		Charge Device Model (CDM) JEDEC JESD22-C101E; all pins		-1000	+1000	V
I _{LU} (IO)	Input/output latch-up current	JESD 78B: -0.5xV _{CC} <V _I <1.5xV _{CC} ;T _J <85°C		-200	+200	mA

Note: All system level tests are performed with the application-specific capacitors connected to the supply pins V_{SUPPLY} , V_{LDO} and V_{CCA} .

ET4557SX

Electrical Characteristics

$1.62\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$, $1.08\text{ V} \leq V_{CCA} \leq 1.98\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min.	Typ. ⁽³⁾	Max.	Unit
Basic Operation						
V _{CCA}	Supply voltage ⁽⁴⁾		1.08		1.98	V
I _{CCA}	Supply current	Operating mode; EN = V _{CCA} f _{CLK_HOST} = 1 MHz,		5	10	μA
		Quiescent current; EN and IO_HOST = V _{CCA} , CLK_HOST = GND		0.01	1	μA
		Shutdown mode; EN = GND			1	μA
V _{CCB}	SIM supply voltage		1.62		3.6	V
I _{CCB}	SIM supply current	Operating mode; f _{CLK_HOST} = 1 MHz, EN= V _{CCA} , C _i = 50 pF		300	350	μA
		Quiescent current; EN and IO_HOST = V _{CCA} , CLK_HOST = GND		3.7	8	μA
		Shutdown mode; EN = GND			1	μA
V _I	Input voltage	host side	-0.3		V _{CCA} +0.3	V
		Sim card side	-0.3		V _{CCB} +0.3	
Automatic Enable Feature: V _{CCB}						
V _{CCB_EN}	Device enable voltage level	V _{CCA} ≥ 1.0 V, V _{CCB} rising edge	1.62			V
V _{CCB_DIS}	Device disable voltage level	V _{CCA} ≥ 1.0 V, V _{CCB} falling edge			0.80	V
Hardware Enable Pin						
V _{IH}	HIGH-level input voltage	1.08 V ≤ V _{CCA} < 1.98 V EN pin threshold	0.65× V _{CCA}			V
V _{IL}	LOW-level input voltage	1.08 V ≤ V _{CCA} < 1.98 V EN pin threshold			0.35× V _{CCA}	V
Level Shifter						
V _{IH} ⁽⁶⁾	HIGH-level input voltage	IO_HOST, RST_HOST, CLK_HOST 1.08 V ≤ V _{CCA} < 1.98 V	0.65× V _{CCA}		V _{CCA} +0.3	V
		IO_SIM	0.65× V _{CCB}		V _{CCB} +0.3	V

ET4557SX

Electrical Characteristics(Continued)

1.62 V ≤ V_{CCB} ≤ 3.6 V, 1.08 V ≤ V_{CCA} ≤ 1.98 V, T_A = -40 °C to +85 °C.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V _{IL} ⁽⁶⁾	LOW-level input voltage	IO_HOST, RST_HOST, CLK_HOST	-0.15		0.35× V _{CCA}	V
		IO_SIM	-0.15		0.35× V _{CCB}	V
R _{PU}	Pull-up resistance	IO_SIM connected to V _{CCB} , V _{CCB} =2.8V	4	5.3	7	kΩ
		IO_SIM connected to V _{CCB} , V _{CCB} =1.8V	4	5.3	7	kΩ
		IO_HOST connected to V _{CCA}	3.3	4.3	6	kΩ
V _{OH}	HIGH-level output voltage	RST_SIM, CLK_SIM; I _{OH} = -1 mA	0.85× V _{CCB}		V _{CCB}	V
		IO_SIM; I _{OH} = -20 μA	0.85× V _{CCB}		V _{CCB}	V
		IO_HOST; I _{OH} = -20 μA	0.85× V _{CCA}		V _{CCA}	V
V _{OL}	LOW-level output voltage	RST_SIM, CLK_SIM; I _{OL} = 1 mA	0		0.115× V _{CCB}	mV
		IO_SIM; I _{OL} = 1 mA	0		0.125× V _{CCB}	mV
		IO_HOST; I _{OL} = 1 mA	0		0.15× V _{CCA}	mV
R _{PD}	Pull-down resistance	CLK_HOST/SIM, RST_HOST/SIM; EN = 0	70	100	130	kΩ
EMI Filter						
R _s	Series resistance ⁽⁷⁾	IO_SIM; R1 tolerance ± 30 %	-	30	-	Ω
		RST_SIM; R1 tolerance ± 30 %	-	30	-	Ω
		CLK_SIM; R1 tolerance ± 30 %	-	30	-	Ω
C _{io}	Input/Output/ Capacitance ⁽⁷⁾	IO_SIM	-	8.5	-	pF
		RST_SIM	-	8.5	-	pF
		CLK_SIM	-	8.5	-	pF

ET4557SX

Electrical Characteristics(Continued)

$1.62\text{ V} \leq V_{CCB} \leq 3.6\text{ V}$, $1.08\text{ V} \leq V_{CCA} \leq 1.98\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Dynamic characteristics						
$F_{CLK} = F_{IO} = 1\text{ MHz}$; unless otherwise specified. Refer to Figure 4;						
$V_{CCA} = 1.8\text{ V}$; $V_{CCB} = 3.0\text{ V}$; SIM card $C_L \leq 30\text{ pF}$; host $C_L \leq 10\text{ pF}$						
t_{PD}	t_{PHL} and t_{PLH} are t_{PD} propagation delay ⁽⁷⁾	I/O channel; SIM card side to host side		8	15	ns
		all channels; host side to SIM card side		8	15	ns
t_T	t_{THL} and t_{TLH} are the transition time. ⁽⁷⁾				10	ns
$t_{sk}(0)$	Output skew time ^{(5) (7)}	between channels; IO_SIM and CLK_SIM		2		ns
F_{CLK}	Clock frequency ⁽⁷⁾	CLK_SIM			10	MHz
$V_{CCA} = 1.2\text{ V}$; $V_{CCB} = 1.8\text{ V}$; SIM card $C_L \leq 30\text{ pF}$; host $C_L \leq 10\text{ pF}$						
t_{PD}	t_{PHL} and t_{PLH} are t_{PD} propagation delay ⁽⁷⁾	I/O channel; SIM card side to host side		15	25	ns
		all channels; host side to SIM card side		15	25	ns
t_T	t_{THL} and t_{TLH} are the transition time. ⁽⁷⁾				10	ns
$t_{sk}(0)$	Output skew time ^{(5) (7)}	between channels; IO_SIM and CLK_SIM		2		ns
F_{CLK}	Clock frequency ⁽⁷⁾	CLK_SIM			10	MHz

Notes:

3) Typical values measured at $25\text{ }^{\circ}\text{C}$

4) The voltage must not exceed 1.98 V steady state.

5) Skew between any two outputs of the same package switching in the same direction with same C_L .

6) V_{IL} , V_{IH} depend on the individual supply voltage per interface

7) Guaranteed by design Note: This parameter is guaranteed by design and characterization.

ET4557SX

Timing Waveform




Figure 4. Data Input to Data Output Propagation Delay Times

Measurement points are given in EC table.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

t_{PHL} and t_{PLH} are t_{PD} propagation delay; t_{THL} and t_{TLH} are the transition time.

Application Circuits




Figure 5. ET4557SX application circuit interfacing with typical SIM card

Note: This electric circuit only supplies for reference.

Input/output capacitor considerations

It is recommended that a 100nF~1μF capacitors having low Equivalent Series Resistance (ESR) are used respectively at V_{CCA} and V_{CCB} input terminals of the device. X5R and X7R type multi-layer ceramic capacitors (MLCC) are preferred because they have minimal variation in value and ESR over temperature. The maximum ESR should be $< 500\text{m}\Omega$ (50mΩ typical).

Layout consideration

The capacitors should be placed directly at the terminals and ground plane. It is recommended to design the PCB so that the V_{CCA} and V_{CCB} pins are bypassed with a capacitor with each ground returning to a common node at the GND pin of the device such that ground loops are minimized.


Level translator stage

The architecture of the device I/O channel is shown in Figure 6. The device does not require an extra input signal to control the direction of data flow from host to SIM or from SIM to host.

As a change of driving direction is just possible when both sides are in HIGH state, the control logic is recognizing the first falling edge granting it control about the other signal side.

During a rising edge signal, the non-driving output is driven by a one-shot circuit to accelerate the rising edge. In case of a communication error or some other unforeseen incident that would drive both connected sides to be drivers at the same time, the internal logic automatically prevents stuck-at situation, so both I/Os will return to HIGH level once released from being driven LOW.


The channels RST and CLK just contain single direction drivers without the holding mechanism of the I/O channel, as these are just driven from the host to the card side.



ET4557SX

Package Dimension

QFN10



COMMON DIMENSIONS


(Unit: mm)

SYMBOL	MIN	NOM	MAX
A	0.500	0.550	0.600
A1	0.000	0.020	0.050
A3	0.127REF		
b	0.150	0.200	0.250
D	1.350	1.400	1.450
E	1.750	1.800	1.850
e	0.300	0.400	0.500
L	0.350	0.400	0.450
L1	0.450	0.500	0.550
M	0.01REF		


Unit: mm

ET4557SX

Tape Information



Marking



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2024.02.26	Preliminary Version	Liu Kangsheng	Liu Kangsheng	Liujiy
1.0	2024.09.18	Update package Dimension	Cao-Jiachen	Liu Kangsheng	Liujiy
1.1	2025.09.20	Update V _{OL} and Package Dimension	Wuhs	Liu Kangsheng	Liujiy
1.2	2026.01.29	Update C _{VCCA} &C _{VCCB}	Wuhs	Liu Kangsheng	Liujiy