



30V N-Channel Enhancement Mode Power MOSFET

Description

EMQ40N03T1 uses advanced power trench technology that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.



Features

- $V_{DS} = 30V$, $I_D = 70A$
 $R_{DS(on)} < 5.5m\Omega$ @ $V_{GS} = 10V$
 $R_{DS(on)} < 9.0m\Omega$ @ $V_{GS} = 4.5V$
- Green Device Available
- Low Gate Charge
- Advanced High Cell Density Trench Technology
- 100% EAS Guaranteed

Applications

- Power Management Switches
- DC/DC Converter

Schematic



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D	70	A
		47	
Pulsed Drain Current ²	I_{DM}	280	A
Single Pulse Avalanche Energy ³	EAS	61	mJ
Total Power Dissipation ⁴	P_D	48	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ¹	$R_{\theta JA}$	60	°C/W
Thermal Resistance from Junction-to-Case ¹	$R_{\theta JC}$	2.6	°C/W


Electrical Characteristics $T_c = 25^\circ C$, unless otherwise noted

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0V, I_D = 250\mu A$	30	-	-	V
Gate-body Leakage current	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	± 100	nA
Zero Gate Voltage Drain Current $T_J=25^\circ C$	I_{DSS}	$V_{DS} = 24V, V_{GS} = 0V$	-	-	1	μA
$T_J=55^\circ C$			-	-	5	
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\mu A$	1.2	1.6	2.5	V
Drain-Source On-Resistance ²	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 20A$	-	4.3	5.5	$m\Omega$
		$V_{GS} = 4.5V, I_D = 10A$	-	6.5	9.0	
Forward Transconductance ²	g_{fs}	$V_{DS}=5V, I_D=30A$	-	60	-	S
Dynamic Characteristics						
Input Capacitance	C_{iss}	$V_{DS} = 15V, V_{GS} = 0V, f = 1MHz$	-	2115	-	pF
Output Capacitance	C_{oss}		-	290	-	
Reverse Transfer Capacitance	C_{rss}		-	230	-	
Switching Characteristics						
Gate Resistance	R_g	$V_{DS} = 0V, V_{GS} = 0V, f = 1MHz$	-	2.0	-	Ω
Total Gate Charge	Q_g	$V_{GS} = 4.5V, V_{DS} = 15V, I_D = 15A$	-	18	-	nC
Gate-Source Charge	Q_{gs}		-	6	-	
Gate-Drain Charge	Q_{gd}		-	5.5	-	
Turn-On Delay Time	$t_{d(on)}$	$V_{GS} = 10V, V_{DD} = 15V, R_G = 3.3\Omega, I_D = 15A$	-	9.8	-	ns
Rise Time	t_r		-	13	-	
Turn-Off Delay Time	$t_{d(off)}$		-	40	-	
Fall Time	t_f		-	9	-	
Drain-Source Body Diode Characteristics						
Diode Forward Voltage ²	V_{SD}	$I_S = 1A, V_{GS} = 0V$	-	-	1	V
Continuous Source Current ^{1,5}	I_S	$V_G = V_D = 0V, \text{Force Current}$	-	-	70	A

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=35A$
- 4.The power dissipation is limited by $150^\circ C$ junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics






Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Test Circuit




Figure A. Gate Charge Test Circuit & Waveforms




Figure B. Switching Test Circuit & Waveforms




Figure C. Unclamped Inductive Switching Circuit & Waveforms

Mechanical Dimensions for PDFN3030-8L

SYMBOL	MM	
	MIN	MAX
A	0.65	0.90
A1	0.10	0.25
D	2.90	3.25
D1	2.25	2.69
E	2.90	3.20
E1	3.00	3.60
E2	1.35	2.20
b	0.20	0.40
e	0.65BSC	
L	0.15	0.50
L1	0.13BSC	
L2	0.00	0.20
H	0.15	0.65
θ	0°	14°

The PACKAGE OUTLINE diagram consists of three views: Top View, Bottom View, and Side View. The Top View shows a square package with a total width D and a lead spacing L2. The Bottom View shows the internal structure with lead pitch b, lead height H, lead thickness E2, lead width E1, lead length L, lead angle θ, and lead height A. The Side View shows the lead height A and lead angle θ.

Revision History

No.	Version	Date	Revision Item	Request	Function and characteristic checking	Package dimension checking	Typos checking
1	1.0	2019-11-08	Released Version	Qi Shu Kun	Qi Shu Kun	Liu Jia Ying	Liu Jia Ying