

## Matrix LED Controller/Driver


### **DESCRIPTION**

ETK6201 is an LED Controller driven on a 1/7 to 1/8 duty factor. 11 segment output lines, 6 grid output lines, 1 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to ETK6201 via a four-line serial interface. Housed in a SOP32 Package.

#### **FEATURES**

- CMOS Technology
- Low Power Consumption
- Multiple Display Modes (12 segment, 6 Grid to 11 segments, 7 Grid), Max Support 77 LED
- Key Scanning (10×3 Matrix)
- 8-step Dimming Circuitry
- Serial Interface for Clock, Data Input, Data Output, Strobe Pins
- Available in SOP32 Package

#### PIN CONFIGURATION




# **PIN DESCRIPTION**

Pin No	Pin Name	I/O	Description
			Oscillator Input Pin
1	1 OSC		A resistor is connected to this pin to determine the oscillation
			frequency
2	DOUT	0	Data Output Pin ( Open-Drain)
	D001	)	This pin outputs serial data at the falling edge of the shift clock
			Data Input Pin
3	DIN	I	This pin inputs serial data at the rising edge of the shift
			clock(starting from the lower bit)
			Clock Input Pin
4	CLK	I	This pin reads serial data at the rising edge and outputs data at the
			falling edge
			Serial Interface Strobe Pin
5	STB	1	The data input after the STB has fallen is processed as a
			command, When this pin is "HIGH", CLK is ignored
			Key Data Input Pins
6, 7, 8	$K1{\sim}K3$	1	The data sent to these pins are latched at the end of the display
			cycle (Interface Pull-Low Resistor)
26, 29, 32	GND		Ground Pin
10~12	SG1/KS1 $\sim$	0	Segment Output Pins (p-channel, open drain )
14~20	SG10/KS10	)	Connect LED anode ,Also acts as the Key Source
21	SG11	0	Segment Output Pins (p-channel, open drain)
21	3611	0	Connect LED anode
22	SG12/GR7	0	Segment / Grid Output Pins
9, 25	VDD	_	Power Supply
23, 24, 27	GR6∼GR1	0	Grid Output Pins,Connect LED cathode
28, 30, 31		)	' '
13	NC	_	No Connection


## INPUT/OUTPUT CONFIGURATIONS

The schematic diagrams of the input and output circuits of the logic section are shown below.


# 1. Input Pins: CLK, STB & DIN




# 2. Input Pins: K1~K3




## 3. Output Pins: DOUT, GR1∼GR4




## 4. Output Pins: SG1~SG11



# 5. Output Pins: GR5, GR6 and SG12/GR7



## **BLOCK DIAGRAM**



#### **FUNCTIONAL DESCRIPTION**

#### **COMMANDS**

A command is the first byte(b0 $\sim$ b7) inputted to ETK6201 via the DIN Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

#### **Command 1: Display Mode Setting Commands**

ETK6201 provides 2 display mode settings as shown in the diagram below: As started earlier a command is the first one byte(b0 $\sim$ b7) transmitted to ETK6201 via the DIN Pin when STB is LOW. However, for these commands, the bit 3 to bit 6(b2 $\sim$ b5)are ignored, bit 7&bit 8(b6 $\sim$ b7) are given a value of 0.

The Display Mode Setting Commands determine the number of segments and grids to be used (12 to 11 segments, 6 to 7 grids). A display commands ON must be executed in order to resume display. If the same mode setting is selected, no command execution is take place, therefore, nothing happens.

When Power is turned ON, the 7 grid, 11 segment modes is selected.

MSB							LSB
0	0	_	_	_	_	b1	b0

b2∼b5: Not Relevant

Display Mode Setting:

b1, b0 —1 0: 6 Grids, 12 Segments

b1, b0 —1 0: 7 Grids, 11 Segments

#### **Command 2: Data Setting Commands**

Data Setting Commands executes the Data Write or Data Read Modes for ETK6201. The data Setting Command, the bits 5 and 6(b4, b5) are ignored, bit 7(b6) is given the value of 1 while bit 8(b7) is given the value of 0. Please refer to the diagram below.

When Power is turned ON, bit 4 to bit 1(b3~b0) are given the value of 0

MSB							LSB
0	1	_	_	b3	b2	b1	b0

b4,b5: Not Relevant

Mode Setting:

b3 — 0: Normal Operation Mode

b3 — 1: Test Mode

Address Increment Mode Settings(Display Mode):

b2-0: Increment Address after Data has been written

b2 — 1: Fixes Address


Data Write & Read Mode Setting:

b1,b0 — 0 0: Write Data to Display Mode


b1,b0 — 10: Read Key Data

#### **ETK6201 KEY MATRIX&KEY INPUT DATA STORAGE RAM**

ETK6201 Key Matrix consists of 10×3 array as shown below:



Each data entered by each key is stored as follows and read by a READ Command, starting from the last significant bit of the next data(b7) is read.



*Note*: b6~b7 do not care.

### **Command 3: Address Setting Commands**

Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of 00H to 0DH. If the address is set to 0EH or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at 00H.

MSB							LSB
1	1	_	_	b3	b2	b1	b0

b4, b5: Not Relevant

The address of b3 $\sim$ b0: 00H $\sim$ 0DH

### **DISPLAY MODE AND RAM ADDRESS**

Data transmitted from an external device to ETK6201 via the interface are stored in the Display RAM and are assigned address.

The RAM addresses of ETK6201 are given below in 8 bits unit.

SG1SG4	SG5SG8	SG9SG12	SG13SG14	
00H∟	00H∪	01H∟	01H∪	DIG1
02H∟	02H <sub>∪</sub>	03H∟	03H <sub>∪</sub>	DIG2
04H∟	04H∪	05H <sub>L</sub>	05H <sub>∪</sub>	DIG3
06H∟	06H∪	07H∟	07H∪	DIG4
08H∟	08H∪	09H∟	09H∪	DIG5
0AH <sub>L</sub>	0AH∪	0BH∟	0BH∪	DIG6
0CH <sub>L</sub>	0CH <sub>∪</sub>	0DH <sub>L</sub>	0DH <sub>∪</sub>	DIG7

b0b3	b4b7		
xxH∟	xxHυ		
Lower 4 bits	Higher 4 bits		

### **Command 4: Display Control Commands**

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF (the key scanning is started).

MSB							LSB
1	0	_	_	b3	b2	b1	b0

b4,b5 : Not Relevant

Display Setting:

b3 — 0: Display OFF (Key Scan Continues)

b3 — 1: Display ON

### **Dimming Quantity Setting:**

000: Pulse width=1/16

001: Pulse width =2/16

010: Pulse width =4/16

011: Pulse width =10/16

100: Pulse width =11/16


101: Pulse width =12/16

110: Pulse width =13/16

111: Pulse width =14/16

## **SCANNING AND DISPLAY TIMING**


The Key Scanning and Display Timing diagram is given below. One cycle of key scanning consists of 2 frames. The data of the 10×3 matrix is stored in the RAM.




#### **SERIAL COMMUNICATION FORMAT**

The following diagram shows the ETK6201 serial communication format. The DOUT Pin is an N-channel, open-drain output pin, therefore, it is highly recommended that an external pull-up resistor(1K $\sim$ 10K) must be connected to DOUT.

### Transfer (data write operation)



## Transfer (data read operation)




t<sub>wait</sub> (waiting time) ≥1µs

It must be noted that when the data is read, the waiting time ( $t_{wait}$ ) between the risings of the eighth clock that has set the command and the galling of the first clock that has read the data is greater or equal to  $1\mu$ s.

### SWITCHING CHARACTERISTIC WAVEFORM

ETK6201 Switching Characteristics Waveform is given below.



$$\begin{split} & PW_{CLK} \; (Clock \; Pulse \; Width) \; {\geq} 400 ns \\ & t_{setup} \; (Data \; Setup \; Time) \; {\geq} 100 ns \\ & t_{CLK-STB} \; (Clock-Strobe \; Time) \; {\geq} 1 \mu s \\ & t_{TZH} \; (Rise \; Time) \; {\leq} 1 \mu s \\ & Fosc \; {=} \; Oscillation \; Frequency \\ & t_{TZL} {<} 1 \mu s \end{split}$$


$$\begin{split} & PW_{STB} \; (Strobe \; Pulse \; Width) \; {\scriptstyle \geq} 1 \mu s \\ & t_{hold} \; (Data \; Hold \; Time) \; {\scriptstyle \geq} 100 ns \\ & t_{THZ} \; (Fall \; Time) \; {\scriptstyle \leq} 10 \mu s \\ & t_{PZL} \; (Propagation \; Delay \; Time) \; {\scriptstyle \leq} 300 ns \\ & t_{TLZ} < 10 \mu s \end{split}$$

Note: Test condition under

 $t_{THZ}$  (Pull low resistor=10k $\Omega$ , Loading capacitor=300pF)  $t_{TLZ}$  (Pull low resistor=10k $\Omega$ , Loading capacitor =300pF)

#### **APPLICATION**

1. Display memory is updated by incrementing addresses. Please refer to the following diagram.



Command 1: Display Mode Setting Command


Command 2: Data Setting Command

Command 3: Address Setting Command

Data 1∼n: Transfer Display Data (14 Bytes max)

Command 4: Display Control Command


2. The following diagram shows the waveform when updating specific addresses.



Command 2: Data Setting Command
Command 3: Address Setting Command

Data: Display Data

#### RECOMMENDED SOFTWARE PROGRAMMING FLOWCHART



#### Notes:

- 1. Command 1: Display Mode Commands
- 2. Command 2: Data Setting Commands
- 3. Command 3: Address Setting Commands
- 4. Command 4: Display Control Commands

When IC power is applied for the first time, the content of the Display RAM is not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Ratings	Unit
Supply Voltage	V <sub>DD</sub> -0.5∼+7		V
Logic Input Voltage	Vı	-0.5∼V <sub>DD</sub> +0.5	V
Driver Output Current	lolgr	+250	mA
Driver Output Current	loнsg	-50	mA
Maximum Driver Output Current/Total	ITOTAL	400	mA
Operating Junction Temperature	TJ	-40~+150	°C

## **RECOMMENDED OPERATING RANGE**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Logic Supply Voltage	$V_{DD}$	3	5	5.5	V
Dynamic Current (See Note)	I <sub>DDdyn</sub>			5	mA
High-Level Input Voltage	VIH	0.6V <sub>DD</sub>		$V_{DD}$	V
Low- Level Input Voltage	VıL	0		0.3V <sub>DD</sub>	V
Operating Temperature	TA	-40		85	°C

Note: Test Condition: Set Display Control Commands=80H (Display Turn OFF State & under no load)

# **ELECTRICAL CHARACTERISTICS**


# V<sub>DD</sub>=5V, GND=0V, Ta=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level	I <sub>OHSG1</sub>	$V_0$ = $V_{DD}$ - $2V$ SG1 $\sim$ SG12	-20	-25	-40	mA
Output Current	I <sub>OHSG2</sub>	V₀=Vɒp-3V SG1∼SG12	-25	-30	-50	mA
Low-Level Output Current	lolgr	$V_0$ =0.3V GR1 $\sim$ GR7	100	140		mA
Low-Level Output Current	I <sub>OLDOUT</sub>	V <sub>O</sub> =0.4V	4			mA
Segment High-Level Output Current Tolerance	I <sub>TOLSG</sub>	Vo=V <sub>DD</sub> -3V SG1∼SG12			+5	%
High-Level Input Voltage	Vih		0.6V <sub>DD</sub>		5	V
Low-Level Input Voltage	VıL		0		0.3V <sub>DD</sub>	V
Oscillation Frequency	Fosc	R=51k	350	500	1050	kHz
K1∼K3 Pull Down Resistor	R <sub>KN</sub>	K1∼K3 V <sub>DD</sub> =5V	40	_	100	kΩ


# $V_{DD}$ =3V, GND=0V, Ta=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
High-Level Output Current	lonsg1	$V_{O}$ = $V_{DD}$ -2 $V$ SG1 $\sim$ SG12	-15	-20	-35	mA
Low-Level Output Current	lolgr	V₀=0.3V GR1∼GR7	85	110		mA
Low-Level Output Current	loldout	V <sub>O</sub> =0.4V	4			mA
High-Level Input Voltage	ViH		0.8V <sub>DD</sub>		3.3	V
Low-Level Input Voltage	V <sub>IL</sub>		0		0.3V <sub>DD</sub>	V
Oscillation Frequency	Fosc	R=51k	300	420	780	kHz
K1∼K3 Pull Down Resistor	RĸN	K1∼K3 V <sub>DD</sub> =3V	40		100	kΩ

### **APPLICATION CIRCUIT**




## **Common Cathode Type LED Panel**



### Notes:

- 1. The capacitor (0.1µF) connected between the GND and VDD pins must be located as close as possible to the ETK6201 chip.
- 2. It is strongly suggested that the NC pin (pins 10) be connected to the GND.

# **PACKAGE**



## **MARKING**

