## ET6218R - Matrix LED Controller and Driver

## **General Description**

ET6218R is an LED Controller driver on a 1/7 to 1/8 duty factor, 7 segment output lines, 4 grid output lines, 1 segment/grid output lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip microcomputer. Serial data is fed to ET6218R via a three-line serial interface.

ET6218R pin assignments and application circuit are optimized for easy PCB Layout and cost saving advantages.

#### Features

- CMOS Technology
- Low Power Consumption
- Multiple Display Modes (8Segs × 4Grids or 5Segs × 7Grids)
- Support 7 Key scanning (7×1 Matrix)
- 8-step Dimming Circuitry
- 3-Serial Interface for Clock, Data Input/Output, Strobe Pins
- Package: DIP18

## **Device Information**

Part No.	Package	Size
ET6218R	DIP18	23mm × 6.5mm

## Application

- Household appliances, Toy display
- Smart portable devices, Smart audio

## **Pin Assignments**



## Pin. Function

Pin No.	Pin Name	I/O	Description	
			Data I/O Pin ( Open-Drain)	
5	DI/O	1/0	This pin outputs serial data at the falling edge of the shift clock and	
5	(DIN&DOUT)	1/0	inputs serial data at the rising edge of the shift clock(starting from	
			the lower bit)	
			Clock Input Pin	
6 CLK		Ι	This pin reads serial data at the rising edge and outputs data at the	
			falling edge	
			Serial Interface Strobe Pin	
7	STB	Ι	The data input after the STB has fallen is processed as a command	
			When this pin is "HIGH", CLK is ignored	
			Key Data Input Pins	
8	K1	Ι	The data sent to these pins are latched at the end of the display	
			cycle (Interface Pull-Low Resistor)	
2	GND	—	Ground Pin	
10~16	SG1/KS1 $\sim$	0	Segment Output Pins (connected to LED anode.)	
10~10	SG7/KS7	0	Also acts as the Key Source	
17	SG14/GR5	0	Segment/Grid Output Pins	
9	VDD	_	Power Supply	
1,3,4,18	GR4~GR1	0	Grid Output Pins (connected to LED cathode)	

## **ET6218R**

## **Block Diagram**



## **Functions Description**

#### Command

A command is the first byte ( $b0 \sim b7$ ) inputted to ET6218R via the DI/O Pin after STB Pin has changed from HIGH to LOW State. If for some reason the STB Pin is set to HIGH while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

#### **Command 1: Display Mode Setting Commands**

ET6218R provides 2 display mode settings as shown in the diagram below: As started earlier a command is the first one byte (b0 $\sim$ b7) transmitted to DI/O Pin when STB is LOW.

MSE	ISB LSB								
B7	B6	B5 B4 B3 B2			B1	B0	Function	Description	
0	0					0	0	Display segment	8Segs×4Grids
0	0	NC, Set to 0 please			0	1	and grid setting	7Segs×5 Grids	

#### **Command 2:Data Setting Commands**

Data Setting Commands executes the Data Write or Data Read Modes for ET6218R. The data Setting Command, the bits 5 and 6(b4,b5) are ignored, bit 7(b6) is given the value of 1 while bit 8(b7) is given the value of 0. Please refer to the diagram below. When Power is turned ON, bit 4 to bit 1(b3 $\sim$ b0) are given the value of 0.

MSE	6						LSB		
B7	B6	B5	B4	B3	B2	B1	B0	Function	Description
0	1			0				Mode	Normal mode
0	1			1				setting	Test mode
0	1	NC, S	Set to		0			Address	Automatic address increase
0	1	0 ple	ease		1			mode	Fixed address
0	1					0	0	Data	Display data input mode
0	1					1	0	write/read	Read Key Data

#### Key Scan Matrix

The key scan matrix is composed of  $7 \times 1$  array:



#### Key Scan Data Storage RAM

The input data is stored as follows: the READ command is used to READ from the highest bit.

	B0	B1	B2	B3	B4	B5	B6	B7			
BYTE1	SG1/KS1	×		SG2/KS2	×			READING SEQUENCE			
BYTE2	SG3/KS3	×	<b>K</b>	SG4/KS4		×					
BYTE3	SG5/KS5	×		SG6/KS6	×						
BYTE4	SG7/KS7	×	<b>K</b>	SG8/KS8	SG8/KS8 ×						
BYTE5	SG9/KS9	×	<	SG10/KS10	x		. ↓				
	K1			K1							

*Note:* B1,B2, B4~B7 undefined.

4

#### Command3: Display Address Setting

The address setting command is used to set the display memory address. If the address ranges from 00H to 09H, the address is valid. If the address is 0AH or higher, the data is invalid unless the correct address is set again. When the power supply is powered on, the address is 00H.

MSB							LSB	
B7	B6	B5	B4	<b>B</b> 3	B2	B1	B0	Description
1	1			0	0	0	0	Display address 00H
1	1			0	0	0	1	Display address 01H
1	1			0	0	1	0	Display address 02H
1	1	-		0	0	1	1	Display address 03H
1	1	N	C,	0	1	0	0	Display address 04H
1	1	fill i	n 0	0	1	0	1	Display address 05H
1	1			0	1	1	0	Display address 06H
1	1			0	1	1	1	Display address 07H
1	1			1	0	0	0	Display address 08H
1	1			1	0	0	1	Display address 09H

#### Address assignment:

SG1SG4	SG5SG7	SG14	Matrix Address
00H∟(B0~B3)	00H∪(B4~B6)	01H∪(B5)	DIG1
02HL	02H∪	03H∪	DIG2
04H∟	04H∪	05H∪	DIG3
06H∟	06H∪	07H∪	DIG4
08H∟	08H∪	<b>09H</b> u	DIG5

#### Definition of $H_U$ and $H_L$ in RAM address:

B0	B1	B2	B3	B4	B5	B6	B7		
	××	HL		××Hu					
	Low	4bits			High	4bits			

Command4: Display Control Setting

MSB							LSB		
B7	B6	B5	B4	B3	B2	B1	B0	Function	Description
1	0				0	0	0		Duty cycle is 1/16
1	0				0	0	1		Duty cycle is 2/16
1	0				0	1	0		Duty cycle is 4/16
1	0				0	1	1	Display duty cycle	Duty cycle is 10/16
1	0	N	C,		1	0	0	setting	Duty cycle is 11/16
1	0	fill	in 0		1	0	1		Duty cycle is 12/16
1	0				1	1	0		Duty cycle is 13/16
1	0				1	1	1		Duty cycle is 14/16
1	0			0				Display	Display OFF
1	0			1				ON / OFF setting	Display ON

#### Scan and Display Timing

Key scan and display sequence diagram as shown below. A cycle of key scanning consists of 2 frames. The data of the 7 x 1 matrix is stored in RAM.



## **Serial Communication Format**

The following figure shows the serial communication format of ET6218R. It is recommended to connect a pull-up resistor ( $1K \sim 10K$ ) to the DIO port.



## Communication application time series

#### Continuous display data writing (Automatic address increase)

STB		]				
	Command2	Command3	DATA1	 DATAn	Command1	Command4
• Com	mand1: Displa	v mode oottin				

- Command 1: Display mode setting
- Command2: Data command setting
- Command3: Address command setting
- DATA1~n: Display data(MAX 14bytes)
- Command4: Display control command

# ET6218R

Single display data writing (fixed address mode)



- Command1: Display mode setting
- Command2: Data command setting
- Command3: Address command setting
- DATA: Display data

## Data transmission (Data read)



*Note:*  $T_{wait}$  (waiting time)  $\geq 1 \mu s$ .

It should be noted that when reading data, the rising edge is the eighth clock of the instruction to the falling edge of the first clock of the subsequent data reading must be longer than or equal to 1us waiting time( $T_{wait}$ ).

**Conversion Characteristic Waveform** 



#### **Transformation Characteristic**

Symbol	Descripiton	Range	Units
PWclk	CLK pulse width	≥400	ns
РWsтв	STB pulse width	≥1	us
t <sub>setup</sub>	Data setup time	≥100	ns
t <sub>hold</sub>	Date hold time	≥100	ns
tclк-sтв	CLK-STB time	≥1	us
tтнz	Falling time	≤10	us
tтzн	Rising time	≤1	us
t <sub>TZL</sub>		<1	us
t⊤∟z		<10	us

Note: The test conditions :

 $t_{THZ}$  (pull-down resistance = 10k $\Omega$ , loading capacitance =300pF)

 $t_{TLZ}$  (pull-up resistance = 10k $\Omega$ , loading capacitance =300pF)

## Software flow chart



#### Notes:

- Command1: Display mode setting
- Command2: Data command setting
- Command3: Address command setting
- Command4: Display control command

When the IC is powered on for the first time, the contents of the display RAM are not defined, so be sure to clear the contents of the display RAM in the initialization setting.

## Absolute Maximum Ratings

(Unless otherwise noted ,T<sub>A</sub>=25°C)

Characteristic	Symbol	Rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.5~+7	V
Logic Input Voltage	Vi	-0.5~V <sub>DD</sub> +0.5	V
Driver Output Current	Iolgr	+250	mA
Driver Output Current	Iohsg	-50	mA
Max Output Driver current	I <sub>TOTAL</sub>	400	mA

## **Recommended Operating Conditions**

(Unless otherwise noted ,T<sub>A</sub> =  $25^{\circ}$ C)

Characteristic	Symbol	Min	Тур	Мах	Unit
Supply Voltage	V <sub>DD</sub>	3.0	5.0	5.5	V
Dynamic current	IDD_DYN*	—	—	1	mA
High Level Input Voltage	VIH	0.8V <sub>DD</sub>	—	V <sub>DD</sub>	V
Low Level Input Voltage	VIL	0	—	0.3V <sub>DD</sub>	V

*Note\*:* Test condition Set display mode command = 80H (display off & no load).

## **Electrical Characteristics**

(Unless otherwise noted,  $V_{DD}$ =5V ,T<sub>A</sub>=25°C)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Output Current	I <sub>OHSG1</sub>	Vo=V <sub>DD</sub> -2V SG1 $\sim$ SG7, SG14	-20	-25	-40	mA
	Іонsg2	Vo=V <sub>DD</sub> -3V SG1 $\sim$ SG7, SG14	-25	-30	-50	mA
Low Level Output Current	IOLGR	Vo=0.3V, GR1 $\sim$ GR5,	100	140		mA
Low Level Output Current (DIO PIN)	Ioldout	Vo=0.4V	4			mA
Percentage of high level output current at segment	Itolsg	V <sub>O</sub> =V <sub>DD</sub> -3V SG1 $\sim$ SG7, SG14			+5	%
High Level Input Voltage	VIH		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
Low Level Input Voltage	VIL		0		$0.3V_{\text{DD}}$	V
Oscillation Frequency	Fosc		350	500	650	kHz
K1 Pull-down Resistance	Rĸn	K1	40		100	kΩ

## **Electrical Characteristics**

(Unless otherwise noted, V\_DD=3.3V ,T\_A=25°C)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Output Current	Iohsg1	V <sub>O</sub> = V <sub>DD</sub> -2V, SG1∼SG10, SG12∼SG14	-15	-20	-35	mA
Low Level Output Current	Iolgr	V <sub>0</sub> =0.3V, GR1 $\sim$ GR7,	100	140		mA
Low Level Output Current (DIO PIN)	Ioldout	Vo=0.4V	4	_	_	mA
High Level Input Voltage	VIH	_	$0.8V_{DD}$	_	3.3	V
Low Level Input Voltage	VIL	—	0	_	0.3V <sub>DD</sub>	V
Oscillation Frequency	Fosc		300	420	580	kHz
K1 Pull-down Resistance	Rkn	K1	40		100	kΩ

## **Application circuit**



#### Notes:

- **1**. This application circuit is only for reference.
- 2. C1=1uF and should be placed as close as possible to the VDD.
- **3**. R1~R3 = 4.7kΩ, R4~R6 = 100Ω, C2~C4 = 100pF.

**4**. The series resistance of the communication port and the capacitor for GND should be placed as close as possible to ET6218R, and the resistance value and capacitance value should be adjusted according to the actual anti-interference requirements and verification results.

## **Common cathode LED connection**



Note: This application circuit is only for reference.

# ET6218R

## Package

## DIP18



## **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2018-1-23	Original Version	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.1	2022-11-22	Update form	Lv Yue Jin	Shi Bo	Shi Bo