

ET6037Y - 18bit Constant Current LED Sink Driver

General Description

ET6037Y is designed for LED displays with 128 steps linear current adjustable, built-in 18 independent low-resistance color LED driver channel, each can provide 0~45mA(register fixbrit_ledn data=52H) constant current.

ET6037Y uses the I²C BUS structure, it can adjust arbitrary channel's current by the code set.

The total 128 steps current's range is 0%~190%. OUT0~OUT17, every three channel share one enable switch. The RGB LED's brightness can be changed by controlling the enable switch signal.


Features

- 18 Constant-current Output Channels
- Constant Output Current Invariant to Load Voltage Change
- Excellent Output Current Accuracy
- Output Current Adjusted through an External Resistor
- Each Channel can be Adjusted its Current
 - Scope: 0%~190%, 128 steps, While Register Fixbrit_ledn Data=52H Current =100%
- Constant Output Current Range:0~45mA @VDD=5V ,0~30mA @VDD=3.3V
- I²C Interface, four Chip-address can be set
- RGB LED Brightness Adjustment Function of any Color
- Soft shutdown, Shutdown Current is less than 5uA@VDD=5V, 3uA@VDD=3.3V
- Supply Voltage: 2.7V~5.5V(TYP.)
- Package Information:

Part No.	Package	MSL
ET6037Y	QFN24(4mm ×4mm)	Level 1

ET6037Y

Pin Configuration




Pin Function

No.	Name	Function
1	ADDR	Chip-address select.
2	R-EXT	Input terminal used to connect an external resistor for setting up output current for all output channels.
3	VDD	supply voltage terminal.
4	SDA	I ² C data input.
5	SCL	I ² C clock input.
6~14,16~24	OUT0~OUT17	Constant current output terminals.
15	GND	Ground terminal for control logic and current sink.

Parasitic Resistance Between All Pins

Pin to Pin	Resistance	Pin to Pin	Resistance	Pin to Pin	Resistance
ADDR to R-EXT	OPEN	OUT3 to OUT4	OPEN	OUT10 to OUT11	OPEN
VDD to R-EXT	12.9M TYP	OUT4 to OUT5	OPEN	OUT11 to OUT12	OPEN
VDD to SDA	14.9M TYP	OUT5 to OUT6	OPEN	OUT12 to OUT13	OPEN
SDA to SCL	OPEN	OUT6 to OUT7	OPEN	OUT13 to OUT14	OPEN
SCL to OUT0	OPEN	OUT7 to OUT8	OPEN	OUT14 to OUT15	OPEN
OUT0 to OUT1	OPEN	GND to OUT8	360K TYP	OUT15 to OUT16	OPEN
OUT1 to OUT2	OPEN	GND to OUT9	358K TYP	OUT16 to OUT17	OPEN
OUT2 to OUT3	OPEN	OUT9 to OUT10	OPEN	OUT17 to ADDR	OPEN

Function Diagram



Functions Description

1. Serial Port Interface (I²C)

Bus Interface

Baseband Processor can transmit data with ET6037Y each other through SDA and SCL port. SDA and SCL composite bus interface, and a pull-up resistor to the power supply should be connected.

Data Validity

When the SCL signal is HIGH, the data of SDA port is valid and stable. Only when the SCL signal is low, the level on the SDA port can be changed.

Start (Re-start) and Stop Working Conditions

When the SCL signal is high, SDA signal from high to low represents start or re-start working conditions, while the SCL signal is high, SDA signal from low to high represents stop working conditions.

Byte format

Each byte of data line contains 8 bits, which contains an acknowledge bit. The first data is transmitted MSB.

Acknowledge

During the writing mode, ET6037Y will send a low level response signal with one period width to the SDA port. During the reading mode, ET6037Y will not send response signal and the host will send a high response signal one period width to the SDA.

ET6037Y




Figure1. I²C write mode

Note: ACK=Acknowledge

MSB=Most Significant Bit

S=Start Conditions RS=Restart Conditions P=Stop Conditions

Fastest Transmission Speed =400KBITS/S

Restart: SDA-level turnover as expressed by the dashed line waveform


Chip-Address

ET6037Y has 4 chip-address:

ADDR pin connect signal	Chip-Address
VDD	4EH(write only)
GND	46H(write only)
SCL	4AH(write only)
SDA	4CH(write only)

ET6037Y

I²C Writing Command Register Interface Protocol (continuous):



- Start Cond=Start Conditions
- Chip Addr=Chip Address=01000110b
- ACK=Acknowledge
- CMDADR= cmdadr(xxxxx + REG's 3bit address)
- ACK Acknowledge
- Command Reg data 1=(Command data cmd1)
- ACK= Acknowledge
-
- Command Reg data n=(Command data cmdn)
- ACK= Acknowledge
- Stop

2. Register Definition

Address	Name	Description							
00H	RSTCTR	X	X	X	X	X	X	X	Shut-down
01H	RGB_OE	X	X	rgb5_oe	rgb4_oe	rgb3_oe	rgb2_oe	rgb1_oe	rgb0_oe
02H	FIXBRIT_LED0	X	fixbrit_led0 [6:0]						
03H	FIXBRIT_LED1	X	fixbrit_led1 [6:0]						
04H	FIXBRIT_LED2	X	fixbrit_led2 [6:0]						
05H	FIXBRIT_LED3	X	fixbrit_led3 [6:0]						
06H	FIXBRIT_LED4	X	fixbrit_led4 [6:0]						
07H	FIXBRIT_LED5	X	fixbrit_led5 [6:0]						
08H	FIXBRIT_LED6	X	fixbrit_led6 [6:0]						
09H	FIXBRIT_LED7	X	fixbrit_led7 [6:0]						
0AH	FIXBRIT_LED8	X	fixbrit_led8 [6:0]						
0BH	FIXBRIT_LED9	X	fixbrit_led9 [6:0]						

ET6037Y

0CH	FIXBRIT_LED10	X	fixbrit_led10 [6:0]
0DH	FIXBRIT_LED11	X	fixbrit_led11 [6:0]
0EH	FIXBRIT_LED12	X	fixbrit_led12 [6:0]
0FH	FIXBRIT_LED13	X	fixbrit_led13 [6:0]
10H	FIXBRIT_LED14	X	fixbrit_led14 [6:0]
11H	FIXBRIT_LED15	X	fixbrit_led15 [6:0]
12H	FIXBRIT_LED16	X	fixbrit_led16 [6:0]
13H	FIXBRIT_LED17	X	fixbrit_led17 [6:0]

Table1 Reset Control Register

Addr: 00h			Reset Register			
Addr	Bit	Bit Name	Default	Access	Description	
00H	0	shutdown	1b	W	Soft shutdown control	
					0b	ON
					1b	OFF
	7:1	x	x	x	Don't Care	

Note: Before enable shutdown bit, please set LED Enable Register to 0x00 (refer to Table 2).

Table2 LED Enable Register

Addr: 01h			LED enable Register			
Addr	Bit	Bit Name	Default	Access	Description	
01H	0	rgb0_oe	1b	W	RGB0 LED Enable(LED0→LED2)	
					0b	OFF
					1b	ON
	1	rgb1_oe	1b	W	RGB1 LED Enable(LED3→LED5)	
					0b	OFF
					1b	ON
	2	rgb2_oe	1b	W	RGB2 LED Enable(LED6→LED8)	
					0b	OFF
					1b	ON
	3	rgb3_oe	1b	W	RGB3 LED Enable(LED9→LED11)	
					0b	OFF
					1b	ON
	4	rgb4_oe	1b	W	RGB4 LED Enable(LED12→LED14)	
					0b	OFF
					1b	ON
	5	rgb5_oe	1b	W	RGB5 LED Enable(LED15→LED17)	
					0b	OFF
					1b	ON
	7:6	xx	xx	xx	xx	Don't Care

ET6037Y

Notes:

- (1) Set each LEDs' fix brightness value(constant current) according to Table 3, and using the switch Signal of table 2, we can adjust the brightness of the RGB, n:0→5, RGB LED configuration is shown in application circuit figure.
- (2) If table 2 switch is always on, we also can adjust each LED's brightness by changing the data of table3.

Table 3 Fix Brightness(constant current) Register

Addr: 02→13h			Fix Brightness Register		
Addr	Bit	Bit Name	Default	Access	Description
02H→13H	6:0	fixbrit_ledn	00h	W	Fix Brightness value(constant current)
					00h OFF
					01h Slightly Brightness
					 (Brightness higher in turn)
					7FH Highest Brightness
	7	x	x	x	Don't Care

Notes:

- (1) n: 0→17
- (2) LEDn: LED0→LED17, the LED position shown in application circuit figure.

3. Constant Current

In LED display application, ET6037Y provides nearly no variations in current from channel to channel and from IC to IC. This can be achieved by:

- (1) The maximum normal current variation between channels is less than $\pm 6\%$ (maximum), and that between ICs is less than $\pm 10\%$ (maximum).
- (2) The output current can be kept constant regardless of the variations of LED forward voltages (Vf). This performs as a perfection of load regulation.

4. Adjusting Output Current

The output current of each channel (I_{OUT}) is set by an external resistor R_{EXT} . The relationship between I_{OUT} and R_{EXT} is shown in the following figure.




Figure3. R_{EXT} VS I_{OUT} (OUT Current)

(1) The output current can be calculated from the following formula (brightness data is 1010010):

$$V_{R-EXT} = 1.24V; I_{OUT} = (V_{R-EXT} / R_{EXT}) \times 12.625$$

R_{EXT} is the external resistor connected to R-EXT terminal and V_{R-EXT} is the voltage of R-EXT terminal.

When $R_{EXT} = 1240\Omega$, the magnitude of current is around 12.625mA.

(2) Current gain adjustable bits: DA6~DA0:

Default value is 0000000(all the current gain is relative to brightness 1010010).

Small current mode range (0000000~1000000), current range is 0%~64%, there have 65 steps.

Big current mode range (1000001~1111111), current range is 66%~190%, there have 63 steps.

The current formula is (D is the result of 6-bit binary current value convert to 10 decimal value)

Small current mode: gain = $D/100$

Big current mode: gain = $(2D+64)/100$

ET6037Y


Cur_data vs Cur_per as follow:

Cur_data	Cur_per	Cur_data	Cur_per	Cur_data	Cur_per	Cur_data	Cur_per
00H	0.00%	20H	32.00%	40H	64.00%	60H	128.00%
01H	1.00%	21H	33.00%	41H	66.00%	61H	130.00%
02H	2.00%	22H	34.00%	42H	68.00%	62H	132.00%
03H	3.00%	23H	35.00%	43H	70.00%	63H	134.00%
04H	4.00%	24H	36.00%	44H	72.00%	64H	136.00%
05H	5.00%	25H	37.00%	45H	74.00%	65H	138.00%
06H	6.00%	26H	38.00%	46H	76.00%	66H	140.00%
07H	7.00%	27H	39.00%	47H	78.00%	67H	142.00%
08H	8.00%	28H	40.00%	48H	80.00%	68H	144.00%
09H	9.00%	29H	41.00%	49H	82.00%	69H	146.00%
0AH	10.00%	2AH	42.00%	4AH	84.00%	6AH	148.00%
0BH	11.00%	2BH	43.00%	4BH	86.00%	6BH	150.00%
0CH	12.00%	2CH	44.00%	4CH	88.00%	6CH	152.00%
0DH	13.00%	2DH	45.00%	4DH	90.00%	6DH	154.00%
0EH	14.00%	2EH	46.00%	4EH	92.00%	6EH	156.00%
0FH	15.00%	2FH	47.00%	4FH	94.00%	6FH	158.00%
10H	16.00%	30H	48.00%	50H	96.00%	70H	160.00%
11H	17.00%	31H	49.00%	51H	98.00%	71H	162.00%
12H	18.00%	32H	50.00%	52H	100.00%	72H	164.00%
13H	19.00%	33H	51.00%	53H	102.00%	73H	166.00%
14H	20.00%	34H	52.00%	54H	104.00%	74H	168.00%
15H	21.00%	35H	53.00%	55H	106.00%	75H	170.00%
16H	22.00%	36H	54.00%	56H	108.00%	76H	172.00%
17H	23.00%	37H	55.00%	57H	110.00%	77H	174.00%
18H	24.00%	38H	56.00%	58H	112.00%	78H	176.00%
19H	25.00%	39H	57.00%	59H	114.00%	79H	178.00%
1AH	26.00%	3AH	58.00%	5AH	116.00%	7AH	180.00%
1BH	27.00%	3BH	59.00%	5BH	118.00%	7BH	182.00%
1CH	28.00%	3CH	60.00%	5CH	120.00%	7CH	184.00%
1DH	29.00%	3DH	61.00%	5DH	122.00%	7DH	186.00%
1EH	30.00%	3EH	62.00%	5EH	124.00%	7EH	188.00%
1FH	31.00%	3FH	63.00%	5FH	126.00%	7FH	190.00%

Note: When the user use ET6037Y, can according to the use of current scope to determine the resistor of R-EXT port, and then adjust the current by change the data of Fix Brightness Registers refer to the table above.

ET6037Y

The following figure show as two modes of current:



Absolute Maximum Ratings

Characteristic	Symbol	Rating	Unit
Supply Voltage	V _{DD}	0~6	V
Input Voltage	V _{IN}	-0.4~V _{DD} +0.4	V
Output Current	I _{OUT}	+45	mA
Clock Frequency	F _{CLK}	400	kHz
GND Terminal Current	I _{GND}	+1000	mA
Operating Junction Temperature	T _J	-40~+150	°C
Storage Temperature	T _{STG}	-65~+150	°C
HBM (EIA/JESD22-A114-A)	ESD	±4	KV
CDM (EIA/JESD22-C101-A)	ESD	±1	KV

Note: Continuous operation at 6.0V is supported.

ET6037Y

Recommended Operating Conditions

Symbol	Item	Rating	Unit
V_{IN}	Input Voltage	2.7 to 5.5	V
I_{OUT}	Output Current	0 to 45	mA
F_{CLK}	Clock Frequency	100	kHz
T_A	Operating Ambient Temperature	-40 to 85	°C

Electrical Characteristics ($V_{DD}=5V, T_A=25^{\circ}C$)

Characteristic	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	V_{DD}	-	4.5	5.0	5.5	V
Output Current	I_{OUT}	DC Test Circuit	0	-	45	mA
Output Leakage Current	I_{OH}	$V_{OH}=V_{DD}$	-	-	0.5	μA
Output Current 1	I_{OUT1}	$V_{DS}=1.0V$ $R_{EXT}=1240\Omega$	-	12.625	-	mA
Current Skew (between channels)	dI_{OUT1}	$I_{OL}=12.625mA$ $V_{DS}=1.0V$ $R_{EXT}=1240\Omega$	-	± 1.5	± 6	%
Output Current 2	I_{OUT2}	$V_{DS}=1.0V$ $R_{EXT}=620\Omega$	-	25.25	-	mA
Current Skew (between channels)	dI_{OUT2}	$I_{OL}=25.25mA$ $V_{DS}=1.0V$ $R_{EXT}=620\Omega$	-	± 1.5	± 6	%
Current Skew (between ICs)	dI_{OUT3}	$I_{OL}=12.625mA$ $V_{DS}=1.0V$ $R_{EXT}=1240\Omega$	-	± 3	± 10	%
Output Current vs. Output Voltage Regulation	$\%/dV_{DS}$	$V_{DD}=5V$, $R_{EXT}=1240\Omega$, V_{DS} within 1.0V to 3.0V	-	± 4	-	%
Output Current vs. Supply Voltage Regulation	$\%/dV_{DD}$	$V_{DS}=1V$, $R_{EXT}=1240\Omega$, V_{DD} within 4.5V to 5.5V	-	± 2	-	%
Soft shutdown Current	$I_{DD(SSD)}$	$V_{DD}=5V$	-	-	5	μA
SDA Output Low Level	V_{OL_SDA}	$I_{OL_SDA}=3mA$	-	0.15	0.3	V
Input High Voltage	V_{IH}	$V_{DD}=5V$	1.7	-	-	V
Input Low Voltage	V_{IL}	$V_{DD}=5V$	-	-	0.5	V
Supply Current	"OFF"	$I_{DD(off)1}$ $R_{EXT}=\text{Floating}$, $OUT0\sim OUT17=\text{Off}$	-	0.65	2.5	mA
		$I_{DD(off)2}$ $R_{EXT}=1240\Omega$, $OUT0\sim OUT17=\text{Off}$	-	3.5	6.0	
		$I_{DD(off)3}$ $R_{EXT}=827\Omega$, $OUT0\sim OUT17=\text{Off}$	-	4.6	7.0	
	"ON"	$I_{DD(on)1}$ $R_{EXT}=1240\Omega$, $OUT0\sim OUT17=\text{On}$	-	3.5	6.0	
		$I_{DD(on)2}$ $R_{EXT}=827\Omega$, $OUT0\sim OUT17=\text{On}$	-	4.6	7.0	

ET6037Y

Electrical Characteristics (V_{DD}=3.3V, T_A=25°C)

Characteristic		Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage		V _{DD}	-	2.7	3.3	4.5	V
Output Current		I _{OUT}	DC Test Circuit	0	-	30	mA
Output Leakage Current		I _{OH}	V _{OH} =V _{DD}	-	-	0.5	μA
Output Current 1		I _{OUT1}	V _{DS} =1.0V, R _{EXT} =1.54kΩ	-	10	-	mA
Current Skew (between channels)		dI _{OUT1}	I _{OL} =10mA, V _{DS} =1.0V, R _{EXT} =1.54kΩ	-	±1.5	±6	%
Output Current 2		I _{OUT2}	V _{DS} =1.0V, R _{EXT} =770Ω	-	20	-	mA
Current Skew (between channels)		dI _{OUT2}	I _{OL} =20mA, V _{DS} =1.0V, R _{EXT} =770Ω	-	±1.5	±6	%
Current Skew (between ICs)		dI _{OUT3}	I _{OL} =10mA, V _{DS} =1.0V, R _{EXT} =1.54kΩ	-	±4	±10	%
Output Current vs. Output Voltage Regulation		%/dV _{DS}	V _{DD} = 3.3V, R _{EXT} = 1.54kΩ, V _{DS} within 1.0V to 2.0V	-	±5	-	%
Output Current vs. Supply Voltage Regulation		%/dV _{DD}	V _{DS} = 1V, R _{EXT} = 1.54kΩ, V _{DD} within 3.0V to 3.6V	-	±2	-	%
Soft Shutdown Current		I _{DD(SSD)}	V _{DD} = 3.3V	-	-	3	μA
SDA Output Low Level		V _{OL_SDA}	I _{OL_SDA} =3mA	-	0.15	0.3	V
Input High Voltage		V _{IH}	V _{DD} = 3.3V	1.5	-	-	V
Input Low Voltage		V _{IL}	V _{DD} = 3.3V	-	-	0.3	V
Supply Current	"OFF"	I _{DD} (off)1	R _{EXT} = Floating, OUT0~OUT17=Off	-	0.5	2.0	mA
		I _{DD} (off)2	R _{EXT} =2540Ω, OUT0~OUT17=Off	-	1.8	5.0	
		I _{DD} (off)3	R _{EXT} =1270Ω, OUT0~OUT17=Off	-	3.5	6.0	
	"ON"	I _{DD} (on)1	R _{EXT} =2540Ω, OUT0~OUT17=On	-	1.8	5.0	
		I _{DD} (on)2	R _{EXT} =1270Ω, OUT0~OUT17=On	-	3.5	6.0	


ET6037Y

I2C Mode Timing

Symbol	Parameter	Min	Typ	Max	Unit
F_{SCL}	SCL Clock Frequency	0	-	400	KHz
t_{BUF}	Bus Free Time Between a STOP and START Condition	1.3	-	-	μs
$t_{HD:STA}$	Hold Time(Repeated) START Condition	0.6	-	-	μs
t_{LOW}	Low Period of SCL Clock	1.3	-	-	μs
t_{HIGH}	HIGH Period of SCL Clock	0.6	-	-	μs
$t_{SU:STA}$	Setup Time for a Repeated START Condition	0.6	-	-	μs
$t_{HD:DAT}$	Data Hold Time	-	-	0.9	μs
$t_{SU:DAT}$	Data Setup Time	100	-	-	ns
t_R	Data Hold Time	$20+0.1C_b$	-	300	ns
t_F	Data Hold Time	$20+0.1C_b$	-	300	ns
$t_{SU:STO}$	Setup Time for STOP Condition	0.6	-	-	μs


Note: C_b =total capacitance of one bus line in pF.

I2C mode Timing Diagram



ET6037Y

Application circuit




Note: This application circuit is only for reference

ET6037Y

Package Dimension

QFN24




Unit: mm


Symbol	Min	Nom	Max
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.18	0.20	0.25
b	0.18	0.25	0.30
D	3.90	4.00	4.10
d	2.40	2.60	2.80
d1	0.30	0.35	0.40
E	3.90	4.00	4.10
e	0.50		
e1	2.40	2.60	2.80
e2	0.40	0.45	0.50
L	0.35	0.40	0.45

ET6037Y

Tape Information



Marking Information



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2016-07-22	Original Version	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.1	2016-08-10	Update Package Dimension	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.2	2019-01-08	Update Output current value	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.3	2019-04-10	Update some parameters	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.4	2021-11-19	Update V _H L	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.5	2022-1-4	Update Package Dimension	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li
1.6	2022-06-10	Update form	Shi Bo	Shi Liang Jun	Zhu Jun Li
1.7	2022-10-20	Min VDD from 2.4 to 2.7 %/dV _{DS} unit from %/V to %	Shi Bo	Shi Liang Jun	Zhu Jun Li
1.8	2023-05-17	Update V _{OL_SDA} and some Conditions	Zhu Zi Qiang	Li Chen Xuan	Zhu Jun Li