

ET64C16 - 16 bit I²C-bus/SMBus I/O Expander

General description

The ET64C16 is a 16-bit general purpose I/O expander that provides remote I/O expansion for most micro-controller families via the I²C-bus interface.

ET64C16 provides a simple solution for I/O port expansion, which can be realized with little interconnection. In addition to providing a set of flexible GPIO ports, it also supports the level conversion between different voltage devices, so that it can be flexibly applied in multi voltage mixed signal environment.

ET64C16 has four pairs of 8-bits registers: configuration register, input register, output register and polarity reversal register.

When power-on, all I/O ports are configured to input status. By configuring the I/O ports' configuration register, the system can determine the input and output status of each I/O port. Each input or output data is stored in the corresponding input or output register. The polarity of input registers can be flipped by configuring polarity reversal registers to save external logic gates.

When any input state is different from its corresponding input register state, the ET64C16 open drain interrupt (\overline{INT}) output is active to indicate to the host that the input state has changed.

The INT can be connected to the interrupt input of the micro-controller. By sending the interrupt signal, the micro-controller port is informed that there is data entering, instead of passing through I²C BUS.

The Port P output of ET64C16 can provide 25mA perfusion current, which can directly drive LED.

The hardware address pin (A2 $_{\sim}$ A1 $_{\sim}$ A0) can be used to program and change the I²C BUS address.

Features

- 16 bit I²C-BUS to parallel port expander
- Operating power supply voltage range of 1.65 V to 5.5 V
- Low standby current consumption
 - 1.5 uA typical at V_{DD}=5 V
 - 1.0 uA typical at V_{DD}=3.3 V
- Schmitt-trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
 - ◆ V_{HYS} = 0.15 V (typical) at 1.8 V
 - ◆ V_{HYS} = 0.20 V (typical) at 2.5 V
 - ◆ V_{HYS} = 0.26 V (typical) at 3.3 V
 - ◆ V_{HYS} = 0.45 V (typical) at 5.0 V
- 5 V tolerant I/O ports
- Open-drain active LOW interrupt output (INT)

- 400 kHz Fast-mode I²C-BUS
- Input/Output Configuration register
- Polarity Inversion register
- Internal power-on reset
- Power-up with all channels configured as inputs
- No glitch on power-up
- Noise filter on SCL/SDA inputs
- Outputs with 25 mA drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100 mA
- ESD protection exceeds
 - ±2000 V Human-Body Model Pass
 - ±1000 V Charged-Device Model Pass

Device Information

Part No.	Package	Size
ET64C16Y	QFN24	4mm × 4mm × 0.75mm
ET64C16V	TSSOP24	4.4mm ×7.8mm

Pin Assignments



Pin. Function

D's Ma	Pin	Name	Description
Pin No.	TSSOP24	QFN24	- Description
ĪNT	1	22	Interrupt output. Connect to VDD through a pull-up resistor.
A1	2	23	Address input1. Connect directly to VDD or GND.
A2	3	24	Address input2. Connect directly to VDD or GND.
P0_0	4	1	Port 0 input/output 0.
P0_1	5	2	Port 0 input/output 1.
P0_2	6	3	Port 0 input/output 2.
P0_3	7	4	Port 0 input/output 3.
P0_4	8	5	Port 0 input/output 4.
P0_5	9	6	Port 0 input/output 5.
P0_6	10	7	Port 0 input/output 6.
P0_7	11	8	Port 0 input/output 7.
VSS	12	9	GND port
P1_0	13	10	Port 1 input/output 0.
P1_1	14	11	Port 1 input/output 1.
P1_2	15	12	Port 1 input/output 2.
P1_3	16	13	Port 1 input/output 3.
P1_4	17	14	Port 1 input/output 4.
P1_5	18	15	Port 1 input/output 5.
P1_6	19	16	Port 1 input/output 6.
P1_7	20	17	Port 1 input/output 7.
A0	21	18	Address input0. Connect directly to VDD or GND.
SCL	22	19	Serial clock bus. Connect to VDD through a pull-up resistor.
SDA	23	20	Serial data bus. Connect to VDD through a pull-up resistor.
VDD	24	21	Supply voltage of ET64C16.

Block Diagram



Functions Description

BUS Transactions

The ET64C16 is an I²C-bus slave device. Data is exchanged between the master and ET64C16 through write and read commands using I²C-bus. The two communication lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Chip Address



ADDR (A0,A1,A2) is the hardware address package pin and is held to either HIGH (logic 1) or LOW (logic 0) to assign one of the two possible slave addresses. The last bit of the slave address (R/\overline{W}) defines the operation (read or write) to be performed. A HIGH (logic 1) selects a read operation, while a LOW (logic 0) selects a write operation.

Write Commands

Data is transmitted to the ET64C16 by sending the device address and setting the Least Significant Bit (LSB) to a logic '0'. The command byte is sent after the address and determines which register receives the data that follows the command byte.

The eight registers within the ET64C16 are configured to operate as four register pairs. The four pairs are input Resisters, output Resisters, polarity inversion and configuration Registers. After sending data to one register, the next data byte is sent to the other register in the pair. For example, if the first byte is sent to Output Resisters1 (register 3), the next byte is stored in Output Resisters0 (register 2).

There is no limit on the number of data bytes sent in one write transmission. In this way, the host can continuously update a register pair independently of the other registers or the host can simply update a single register.



Read Commands

To read data from the ET64C16, the bus master must first send the ET64C16 address with the least significant bit set to a logic '0'. The command byte is sent after the address and determines which register is to be accessed.

After a restart, the device address is sent again, but this time the least significant bit is set to a logic '1'. Data from the register defined by the command byte is sent by the ET64C16. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflects the information in the other register in the pair. For example, if Input Resisters 1 is read, the next byte read is Input Resisters 0. There is no limit on the number of data bytes received in one read transmission, but on the final byte received the bus master must not acknowledge the data.

After a subsequent restart, the command byte contains the value of the next register to be read in the pair. For example, if Input Resisters 1 was read last before the restart, the register that is read after the restart is the Input Resisters 0.



I/O Port

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output port register. In this case, there are low-impedance paths between the I/O pin and either VDD or VSS. The external voltage applied to this I/O pin should not exceed the recommended levels for proper operation.



Power-on Reset

When power (from 0 V) is applied to VDD, an internal power-on reset holds the ET64C16 in a reset condition until VDD has reached VPOR. At that time, the reset condition is released and the ET64C16 registers and I²C-bus/SMBus state machine initializes to their default states. After that, VDD must be lowered to below VPOR and back up to the operating voltage for a power-reset cycle.

Interrupt Output (INT)

An interrupt is generated by any rising or falling edge of the port inputs in the Input mode. After time $tv(\overline{INT})$, the signal \overline{INT} is valid. The interrupt is reset when data on the port changes back to the original value or when data is read from the port that generated the interrupt. Resetting occurs in the Read mode at the acknowledge (ACK) or not acknowledge (NACK) bit after the rising edge of the SCL signal. Interrupts that occur during the ACK or NACK clock pulse can be lost (or be very short) due to the resetting of the interrupt during this pulse. Any change of the I/Os after resetting is detected and is transmitted as \overline{INT} .

A pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur, if the state of the pin does not match the contents of the Input Port register.

The \overline{INT} output has an open-drain structure and requires pull-up resistor to VDD depending on the application. \overline{INT} should be connected to the voltage source of the device that requires the interrupt information.

Byte	Bit								
Byte	7(MSB)	6	5	4	3	2	1	0(LSB)	
I ² C-BUS slave address	L	Н	L	L	A2	A1	A0	R/W	
I/O data bua	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	
I/O data bus	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	

Interface definition

Pointer register and Command byte

Following the successful acknowledgement of the address byte, the bus master sends a command byte, which is stored in the Pointer register in the ET64C16. The lower three bits of this data byte state the operation (read or write) and the internal registers (Input, Output, Polarity Inversion, or Configuration) that will be affected. This register is write only.

While a new command has been sent, the register that was last addressed continues to be accessed by reads until a new command byte is sent.

Pointer Register Bits	Command Byte	Register	Protocol	Default Value
0000 0000	00h	Input Registers 0	Read only	XXXX XXXX
0000 0001	01h	Input Registers 1	Read only	XXXX XXXX
0000 0010	02h	Output Registers 0	Read/Write	1111 1111
0000 0011	03h	Output Registers 1	Read/Write	1111 1111
0000 0100	04h	Polarity inversion Registers 0	Read/Write	0000 0000

7

Pointer Register Bits	Command byte	Register	Protocol	Default Value
0000 0101	05h	Polarity inversion Registers 1	Read/Write	0000 0000
0000 0110	06h	Configuration Registers 0	Read/Write	1111 1111
0000 0111	07h	Configuration Registers 1	Read/Write	1111 1111

Register descriptions

Register	Bits	7	6	5	4	3	2	1	0
00h	Symbol	10.7	10.6	10.5	10.4	10.3	10.2	I0.1	10.0
0011	Default	Х	Х	Х	Х	Х	Х	Х	Х
016	Symbol	11.7	l1.6	l1.5	l1.4	l1.3	l1.2	l1.1	l1.0
01h	Default	Х	Х	Х	Х	Х	Х	Х	Х
0.0 h	Symbol	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
02h	Default	1	1	1	1	1	1	1	1
0.015	Symbol	01.7	O1.6	O1.5	01.4	O1.3	O1.2	01.1	O1.0
03h	Default	1	1	1	1	1	1	1	1
046	Symbol	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
04h	Default	0	0	0	0	0	0	0	0
05h	Symbol	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
05h	Default	0	0	0	0	0	0	0	0
06h	Symbol	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
001	Default	1	1	1	1	1	1	1	1
07h	Symbol	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
0/11	Default	1	1	1	1	1	1	1	1

Input Registers (00h、01h)

The Input registers (registers 0 and 1) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The Input port registers are read only; writes to these registers have no effect.

The default value 'X' is determined by the externally applied logic level.

Output Registers (02h、03h)

The Output registers (registers 2 and 3) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that was written to these registers, not the actual pin value.

Polarity inversion Registers (04h, 05h)

The Polarity inversion registers (registers 4 and 5) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with '1'), the corresponding port pin's polarity is inverted in the input register. If a bit in this register is cleared (written with a '0'), the corresponding port pin's polarity is polarity is retained.

Configuration Registers (06h、07h)

The Configuration registers (registers 6 and 7) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as a high-impedance input. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.

Note: When the P port is suspended, configure it to the output state please.

Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DD}	Supply voltage		-0.5	+6.5	V
VI	Input voltage		-0.5	+6.5	V
Vo	Output voltage		-0.5	+6.5	V
Ік	Input clamping current	A2, A1, A0, SCL; Vı < 0V		±20	mA
l _{ок}	Output clamping current	ĪNT; Vo < 0V		±20	mA
Іюк	Input/output clamping current	P port, SDA; $V_0 < 0V$ or $V_0 > V_{DD}$,		±20	mA
		P port, SDA, \overline{INT} ; V ₀ = 0V to V _{DD}		50	mA
lol	LOW-level output current	SDA, \overline{INT} ; Vo = 0V to V _{DD}		25	mA
Іон	HIGH-level output current	P port; $V_0 = 0V$ to V_{DD}		25	mA
IDD	Supply current	through Vss		200	mA
Tstg	Storage temperature		-65	+150	°C
T	Maximum			.150	C°
Тјмах	junction temperature			+150	C
D	Transient thermal impedance	QFN24		66	°~ \\\
Reja	from junction to ambient	TSSOP24		88	°C/W

Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
Vdd	supply voltage		1.65	5.5	V
Vін	HIGH-level input voltage	SCL, SDA, A2~A0, P1_7 to P0_0	0.7×Vdd	5.5	V
VIL	LOW-level input voltage	SCL, SDA, A2~A0, P1_7 to P0_0	-0.5	0.3×V _{DD}	V
Іон	HIGH-level output current	P1_7 to P0_0	-	10	mA
Iol	LOW-level output current	P1_7 to P0_0	-	23	mA
TA	Ambient temperature	Operating in free air	-40	+85	°C

Electrical Characteristics

D.C. Characteristics

$T_A = 25^{\circ}C; V_{DD} = 1.65V$ to 5.5V;	(Unless otherwise specified.)
--	-------------------------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Vıк	Input clamping voltage	I ₁ = -18mA	-1.2	-	-	V
Vpor	Power-on reset voltage	$V_I = V_{DD} \text{ or } V_{SS}; I_O = 0 \text{mA}$	-		1.5	V
		P port				
		$I_{OH} = -8mA; V_{DD} = 1.65V$	1.2	-	-	V
		I _{OH} = -10mA; V _{DD} = 1.65V	1.1	-	-	V
		I _{OH} = -8mA; V _{DD} = 2.3V	1.8	-	-	V
V _{OH}		$I_{OH} = -10mA; V_{DD} = 2.3V$	1.7	-	-	V
	K Input clamping voltage III = -18mA -1.2 III OR Power-on reset voltage Vi = V _{DD} or V _{SS} ; lo = 0mA - 1. P port IoH = -8mA; V _{DD} = 1.65V 1.2 - - IOH IOH = -8mA; V _{DD} = 1.65V 1.1 - - IOH $-10mA$; V _{DD} = 1.65V 1.1 - - IOH $-10mA$; V _{DD} = 2.3V 1.8 - - IOH $-10mA$; V _{DD} = 2.3V 1.7 - - IOH $-10mA$; V _{DD} = 3.0V 2.6 - - IOH $-10mA$; V _{DD} = 4.5V 4.1 - - IOH $-10mA$; V _{DD} = 4.5V 4.1 - 0.2 IOH $-10mA$; V _{DD} = 1.65V 4.1 - 0.2 IOH $-10mA$; V _{DD} = 1.65V - 0.2 V_{DD} $2.3V$ - - 0.2 V_{DD} $2.3V$ - - 0.2 V_{DD} $2.3V$ <t< td=""><td>-</td><td>V</td></t<>	-	V			
		but clamping voltage II = -18mA -1.2 - wer-on reset voltage VI = V_{DD} or V_{SS}; Io = 0mA - 1.5 P port IoH = -8mA; V_{DD} = 1.65V 1.2 - - IOH = -8mA; V_{DD} = 1.65V 1.1 - - - IOH = -8mA; V_{DD} = 2.3V 1.8 - - - IOH = -8mA; V_{DD} = 3.0V 2.6 - - - IOH = -8mA; V_{DD} = 3.0V 2.6 - - - IOH = -8mA; V_{DD} = 3.0V 2.6 - - - IOH = -8mA; V_{DD} = 3.0V 2.5 - - - IOH = -8mA; V_{DD} = 4.5V 4.1 - - - IOH = -8mA; V_{DD} = 4.5V 4.0 - - 0.25 V_{DD = 1.65V - 0.25 - 0.25 V_{DD = 2.3V - 0.25 - 0.25 V_{DD = 4.5V - 0.22 - 0.2 LOW-level V_{DL = 0.5V; V_{DD = 1.65V 10	V			
	Vik Input clamping voltage II = -18mA -1.2 - - VPOR Power-on reset voltage VI = Voo or Vss; lo = 0mA - 1. VPOR Power-on reset voltage VI = Voo or Vss; lo = 0mA - 1. VIII Input clamping voltage III = -18mA; Voo = 1.65V 1.2 - - IOH = -10mA; Voo = 1.65V 1.1 - - - - - IOH = -10mA; Voo = 2.3V 1.8 - - - - - IOH = -10mA; Voo = 2.3V 1.7 - - - - - IOH = -10mA; Voo = 3.0V 2.6 - - - - - IOH = -10mA; Voo = 4.5V 4.1 - - IOH - - IOH IOH = -10mA; Voo = 4.5V 4.0 - - IOH - IOH Vot LOW-level Vot = 0.65V 4.0 - - IOH IoH LOW-level Vot = 0.5V; Voo = 1.65V <	•	V			
		$I_{OH} = -10 mA; V_{DD} = 4.5 V$	4.0	-	•	V
		P port; I _{OL} = 8	3 mA		- - - - - - - - - - - - - - - - - - -	
		$V_{DD} = 1.65V$	-	-	0.45	V
Vol		$V_{DD} = 2.3 V$	-	-	0.25	V
		$V_{DD} = 3.0V$	-	-	0.25	V
		$V_{DD} = 4.5V$	-	-	- 1.5 - - - - - - - - - - - - - - - - - - -	V
		$V_{OL} = 0.4V; V_{DD} = 1.$	65V to 5	5.5V		
	VDD = 4.5V VOL = 0.4V; VDD = SDA INT P port	SDA	3	-	•	mA
		3	15	-	mA	
		P port			- - - - - - - - - - - - - - - - - - -	
		$V_{OL} = 0.5V; V_{DD} = 1.65V$	8	10	-	mA
	LOW-level	V _{OL} = 0.7V; V _{DD} = 1.65V	-1.2 $ -1.2$ $ 1.2$ $ 1.2$ $ 1.1$ $ 1.1$ $ 1.1$ $ 1.1$ $ 1.1$ $ 1.1$ $ 1.65$ $ 4.1$ $ 4.1$ $ 4.0$ $ 4.0$ $ 4.0$ $ 4.0$ $ 0.25$ $ 0.2$ $ 1.65$ V to 5.5 V $ 3$ 15 $ 3$ 15 $ 10$ 13 $ 8$ 10 $ 10$ 13 $ 8$ 17 $-$	mA		
IOL	output current	$V_{OL} = 0.5V; V_{DD} = 2.3V$	8	10	- 1.5 1.5 0.45 0.25 0.25 0.25 0.25 0.25 0.2	mA
		$V_{OL} = 0.7V; V_{DD} = 2.3V$	-1.2 $ 1.5$ 1.2 $ 1.1$ $ 1.1$ $ 1.8$ $ 1.7$ $ 2.6$ $ 2.6$ $ 4.1$ $ 4.0$ $ 4.1$ $ 4.0$ $ 3mA$ $ 0.25$ $ 0.25$ $ 65V$ to $5.5V$ 3 $ 3$ 15 $ 8$ 10 $ 10$ 13 $ 8$ 10 $ 8$ 10 $ 8$ 10 $ 8$ 14 $ 10$ 13 $ 8$ 17 $ 10$ 24 $-$ <	mA		
		$V_{OL} = 0.5V; V_{DD} = 3.0V$	8	14	-	mA
		$V_{OL} = 0.7V; V_{DD} = 3.0V$	10	19	-	mA
		$V_{OL} = 0.5V; V_{DD} = 4.5V$	8	17	-	mA
		$V_{OL} = 0.7V; V_{DD} = 4.5V$	10	24	-	mA
L	Input ourrent	V _{DD} = 1.65V to	5.5V			
11	input current	SCL , SDA, A2~A0; $V_I = V_{DD}$ or V_{SS}	-	-	±1	uA
lu :	HIGH-level	P port: $V_{i} = V_{i}$			- - - - - - - - - - - - - - - - - - -	
ШH	input current	$r poir, v_1 = v_{DD}, v_{DD} = 1.05 v r 0.5 v$		_		uA
	LOW-level	$P_{\text{port}} = 165 / 105 = 165 / 105 = 51 /$			1	
ΠL	input current	r poit, vi = vss, vdd = 1.05 v to 5.5 V	-	-	0.2 - - - - - - - - - - - - 1 1	uA

D.C. Characteristics (Continued)

 $T_A = 25^{\circ}C; V_{DD} = 1.65V$ to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
		IDD; SDA, P port,	A2~A0;					
		V_I on SDA = V_{DD}	o or V _{SS} ;					
		V _I on P port and A2	2~A0= V	DD;				
		$I_0 = 0$ mA; I/O = inputs; f _{SCL} = 400kHz						
		$V_{DD} = 3.6V$ to 5.5V	-	10	25	uA		
		$V_{DD} = 2.3V$ to 3.6V	-	6.5	15	uA		
		V _{DD} = 1.65V to 2.3V	-	4	9	uA		
		I _{DD} ; SCL, SDA, P p	ort, A2~/	A0;				
		V _I on SCL, SDA = 1	V _{DD} or V	ss,				
Supply	Supply	V _I on P port and A2	~A0 = V	'DD;				
IDD	current	$I_{O} = 0mA; I/O = inputs$	s; f _{SCL} =	0kHz				
		$V_{DD} = 3.6V$ to 5.5V	-	1.5	7	uA		
		V _{DD} = 2.3V to 3.6V	-	1	3.2	uA		
		V _{DD} = 1.65V to 2.3V	-	0.5	1.7	uA		
		Active mode; IDD; P port, A2~A0;						
		V_{I} on P port and A2~A0 = V_{DD} ;						
		$I_0 = 0mA$; $I/O = inputs$; $f_{SCL} = 400kHz$, continuous register read						
		V _{DD} = 3.6V to 5.5V	-	60	125	uA		
		$V_{DD} = 2.3V$ to 3.6V	-	40	75	uA		
		V _{DD} = 1.65V to 2.3V	-	20	45	uA		
		SCL, SDA;						
		one input at V _{DD} - 0.6V,	-	-	25	uA		
	Additional quiacoant	other inputs at V_{DD} or V_{SS} ;						
ΔI _{DD}	Additional quiescent supply current	P port,A2~A0;						
	supply current	one input at VDD - 0.6V,			80			
		other inputs at V_{DD} or V_{SS} ;	-	-	80	uA		
		V _{DD} = 1.65V to 5.5V						
Cı	Input capacitance	$V_I = V_{DD} \text{ or } V_{SS};$		4.2	7	pF		
0		V _{DD} = 1.65V to 5.5V		4.2		μL		
		$V_{IO} = V_{DD} \text{ or } V_{SS};$	_	4.5	8	рF		
CIO	Input/output	V _{DD} = 1.65V to 5.5V		ч.5		Ы		
	capacitance	$V_{IO} = V_{DD} \text{ or } V_{SS};$	_	4.5	8.5	pF		
		V _{DD} = 1.65V to 5.5V	-	4.5	0.5	PΓ		

A.C. Characteristics

 T_{A} = 25°C;V_{\text{DD}} = 1.65V to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions		d-mode bus		mode ·bus	Unit
-			Min	Max	Min		
fsc∟	SCL clock frequency		0	100	0	400	KHz
	HIGH period of				0.0		
tніgн	the SCL clock		4	-	0.6	-	us
t _{LOW}	LOW period of the SCL clock		4.7	-	1.3	-	us
	Pulse width of spikes						
tsp	that must be suppressed by the input filter		0	50	0	50	ns
tsu;dat	Data set-up time		250	_	100	-	ns
t _{HD;DAT}	Data hold time		0	-	0	-	ns
tr	Rise time of both SDA and SCL signals		-	1000	-	300	ns
t _f	Fall time of both SDA and SCL signals			300	-	300	ns
tbur	Bus free time between a STOP and START condition		4.7	-	1.3	-	us
tsu;sta	Set-up time for a repeated START condition		4.7	-	0.6	-	us
thd;sta	Hold time (repeated) START condition		4	-	0.6	-	us
t _{su;sto}	Set-up time for STOP condition		4	-	0.6	-	us
t ∨d;dat	Data valid time	SCL LOW to SDA output valid	-	3.45	-	0.9	us
t _{vd;ack}	Data valid acknowledge time	ACK signal from SCL LOW to SDA (out) LOW	-	3.45	-	0.9	us
t _{wrst}	Reset pulse width		30	-	30	-	ns
t _{recrst}	Reset recovery time		200	-	200	-	ns
t _{rst}	Reset time		600	-	600	-	ns
t _{vINT}	Valid time on pin INT	from P port to INT	-	1	-	1	us
t _{rstINT}	Reset time on pin INT	from SCL to INT	-	1	-	1	us
t _{vQ}	Data output valid time	from SCL to P port	-	400	-	400	ns
t _{suD}	Data input set-up time	from P port to SCL	0	-	0	-	ns
t hD	Data input hold time	from P port to SCL	300	-	300	-	ns

Load Configuration



Note: C_L includes probe and clamp capacitance.

I²C Timing Waveform







Application Circuits





When the P port is suspended, configure it to the output state please.

Package

TSSOP24





Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2022-04-29	Preliminary Version	Shilj	Shilj	Liujy
1.0	2022-05-11	Released Version	Shib	Shilj	Liujy
1.1	2022-05-27	Released Version	Shilj	Shilj	Liujy
1.2	2022-07-24	Typeset Version	Shib	Shilj	Liujy
1.3	2023-6-4	Pen error update	Shib	Shilj	Liujy
1.4	2024-1-26	Update picture	Shib	Shib	Liujy