# ET6408 - 8 bit I<sup>2</sup>C-bus/SM bus I/O Expander

#### **General description**

The ET6408 is an 8-bit universal I/O port expansion IC. It provides up to 8 I/O port expansion functions for MCU through I<sup>2</sup>C-bus /SM bus interface. It also has level conversion function, which makes it flexible to be used in multi-voltage mixed signal communication environment.

The ET6408 has two supply voltages: VDDI and VDDP.VDDI provides the power supply voltage for the master terminal (MCU) interface, and VDDP provides the power supply voltage for the internal core circuit and 8-bit I/O port.

The ET6408 has four main sets of registers: configuration register, input register, output register and polarity reversal register.

During power-on, all I/O ports are configured as input by default.By configuring registers, the system can determine the input/output status of each I/O port.Each input or output data is stored in the corresponding input or output register.The polarity of the input register can be reversed by configuring the polarity reversal register to save external logic gates.

In addition, the ET6408 has other eight registers: adjust output drive strength register, input latch register, Pull-up/Pull-down enable resistor, Pull-up/Pull-down resistors type choice register, interrupt shielding register, interrupt status register, output state control register.By configuring the register, you can configure corresponding to various states.

When a timeout or error occurs, the host can  $\overrightarrow{\text{RESET}}$  ET6408 by applying a low level on the  $\overrightarrow{\text{RESET}}$  port. During power-on reset, all registers are restored to their default states and the I<sup>2</sup>C /SM bus state machine is initialized.

When any input state is different from the corresponding input register state, the ET6408 open missed interrupt ( $\overline{INT}$ ) output is activated, indicating to the host that the input state has changed.  $\overline{INT}$  can be connected to the interrupt input of the MCU by sending an interrupt signal to notify the MCU of data coming in on the port without going through the I<sup>2</sup>C-bus.

The ports P0 to P7 output of the ET6408 provide a maximum of 25mA of irrigation current, which can directly drive the LED.

The I<sup>2</sup>C-bus address can be changed by connecting the ADDR pin to the VDDP or Vss.

#### Features

- I<sup>2</sup>C-bus to parallel port expander
- Operating power supply voltage range of 1.65 V to 5.5 V
- Allows bidirectional voltage-level translation and GPIO expansion between:
  - 1.8 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - 2.5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - 3.3 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
  - 5 V SCL/SDA and 1.8 V, 2.5 V, 3.3 V or 5 V Port P
- Low standby current consumption:
  - 1.5 uA typical at  $V_{DDP} = 5 V$
  - 1.0 uA typical at  $V_{DDP}$  = 3.3 V
- Schmitt-trigger action allows slow input transition and better switching noise immunity at the SCL and SDA inputs
  - $V_{HYS} = 0.2 V$  (typical) at 1.8 V
  - $V_{HYS}$  = 0.3 V (typical) at 2.5 V
  - $V_{HYS} = 0.2 V$  (typical) at 3.3 V
  - $V_{HYS} = 0.15 V$  (typical) at 5 V
- The minimum SDA/SCL input high level less than 1.2V
- Active LOW reset input (RESET)
- Open-drain active LOW interrupt output (INT)
- Input/Output Configuration register
- 400 kHz Fast-mode I<sup>2</sup>C-bus
- Polarity Inversion register
- Internal power-on reset
- Output has Push-pull and Open-drain modes
- Pull-up resistors and Pull-down resistors can be configured
- Noise filter on SCL/SDA inputs
- Outputs with 25 mA drive maximum capability for directly driving LEDs
- Latch-up performance exceeds 100 mA
- ESD protection exceeds
  - ±2000 V Human-Body Model Pass
  - ±1000 V Charged-Device Model Pass
- Device Package:

Part No.	Package	Size
ET6408V	TSSOP16	Width 4.4 mm
ET6408Y	QFN16	3mm ×3mm×0.75 mm
ET6408	BGA16	1.6mm ×1.6mm ×0.5mm

2

# ET6408

#### **Pin Assignments**



#### **Pin. Function**

Symbol		Pin No.		Description
Symbol	TSSOP16	QFN16	BGA16	Description
VDDI	1	15	A2	Supply voltage of I <sup>2</sup> C-bus. Connect directly to the VDD of the
VDDI	I	15	A2	external I <sup>2</sup> C master. Provides voltage-level translation.
ADDR	2	16	B2	Address input. Connect directly to VDDP or ground.
DEOFT	3	4	۸.1	Reset input, active low.
RESET	3	I	A1	Connect to VDDI through a Pull-up resistor.
P0	4	2	B1	Port 0 input/output 0.

Pin. Function(	continued)
----------------	------------

Symphol		Pin No.		Description				
Symbol	TSSOP16	QFN16	BGA16	Description				
P1	5	3	C2	Port 0 input/output 1.				
P2	6	4	C1	Port 0 input/output 2.				
P3	7	5	D1	Port 0 input/output 3.				
VSS	8	6	D2	GND				
P4	9	7	D3	Port 0 input/output 4.				
P5	10	8	D4	Port 0 input/output 5.				
P6	11	9	C4	Port 0 input/output 6.				
P7	12	10	C3	Port 0 input/output 7.				
INT	13	11	B4	Interrupt the output, connect to VDDI or VDDP through a Pull-up resistor				
SCL	14	12	A4	Serial clock bus. Connect to VDD(I2C-bus) through a Pull-up resistor.				
SDA	15	13	B3	Serial data bus. Connect to VDD(I2C-bus) through a Pull-up resistor.				
VDDP	16	14	A3	Supply voltage for Port P.				

#### **Block Diagram**



4

### **Functions Description**

#### Voltage Translation

V <sub>DDI</sub> (SDA and SCL)	V <sub>DDP</sub> (Port P)
1.8 V ~ 5.0V	1.8 V ~ 5.0V

#### Chip Address



ADDR is the hardware address package pin and is held to either HIGH (logic 1) or LOW (logic 0) to assign one of the two possible slave addresses. The last bit of the slave address ( $R/\overline{W}$ ) defines the operation (read or write) to be performed. A HIGH (logic 1) selects a read operation, while a LOW (logic 0) selects a write operation.

#### Interface definition

Byte		Bit							
	7(MSB)	6	5	4	3	2	1	0(LSB)	
I <sup>2</sup> C-bus slave address	L	н	L	L	L	L	ADDR	R/W	
I/O data bus	P7	P6	P5	P4	P3	P2	P1	P0	

### Pointer register and Command byte

After the device address byte responds successfully, the bus controller sends a command byte, the pointer register, that can only write.

The command byte corresponds to the internal register that specifies the operation to be performed. When a new command byte is sent, the read instruction continues to access the last addressed register until the new command byte is written.

## **Register Map**

Pointer Register Bits	Command byte	Register	Protocol	Default Value
0000 0000	00h	Input Register	Read only	XXXX XXXX
0000 0001	01h	Output Register	Read/Write	1111 1111
0000 0010	02h	Polarity inversion Register	Read/Write	0000 0000
0000 0011	03h	Configuration Register	Read/Write	1111 1111
0100 0000	40h	Output drive strength registers 0	Read/Write	1111 1111
0100 0001	41h	Output drive strength registers 1	Read/Write	1111 1111
0100 0010	42h	Input latched register	Read/Write	0000 0000
0100 0011	43h	Pull-up/Pull-down enable resistor	Read/Write	0000 0000
0100 0100	44h	Pull-up/Pull-down resistors type choice register	Read/Write	1111 1111
0100 0101	45h	Interrupt shielding register	Read/Write	1111 1111
0100 0110	46h	Interrupt status register	Read only	0000 0000
0100 1111	4Fh	Output state control register	Read/Write	0000 0000

## **Register descriptions**

Register	Bit	7	6	5	4	3	2	1	0	
00h	Symbol	17	l6	15	14	13	12	I1	10	
0011	Default	Х	Х	Х	Х	Х	Х	Х	Х	
01h	Symbol	07	O6	O5	O4	O3	O2	O1	O0	
UIII	Default	1	1	1	1	1	1	1	1	
0.015	Symbol	N7	N6	N5	N4	N3	N2	N1	N0	
02h	Default	0	0	0	0	0	0	0	0	
0.015	Symbol	C7	C6	C5	C4	C3	C2	C1	C0	
03h	Default	1	1	1	1	1	1	1	1	
405	Symbol	C	CC3		CC2		CC1		CC0	
40h	Default	1	1	1	1	1	1	1	1	
446	Symbol	C	C7	C	C6	C	C5	C	C4	
41h	Default	1	1	1	1	1	1	1	1	
406	Symbol	L7	L6	L5	L4	L3	L2	L1	L0	
42h	Default	0	0	0	0	0	0	0	0	
43h	Symbol	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	
43N	Default	0	0	0	0	0	0	0	0	
4.46	Symbol	PUD7	PUD6	PUD5	PUD4	PUD3	PUD2	PUD1	PUD0	
44h	Default	1	1	1	1	1	1	1	1	

Register	Bit	7	6	5	4	3	2	1	0
45h	Symbol	M7	M6	M5	M4	М3	M2	M1	MO
	Default	1	1	1	1	1	1	1	1
46h	Symbol	S7	S6	S5	S4	S3	S2	S1	S0
	Default	0	0	0	0	0	0	0	0
	Symbol								ODEN
4Fh	Default	0	0	0	0	0	0	0	0

#### Register descriptions(continued)

#### Input Registers(00h)

The Input registers (registers 0) reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. The Input port registers are read only; writes to these registers have no effect.

The default value 'X' is determined by the externally applied logic level.

*Note*: Port P cannot be suspended when it is in the input state and is not configured to be pulled up or down.

#### Output Registers(01h)

The Output registers (registers 1) shows the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in these registers have no effect on pins defined as inputs. In turn, reads from these registers reflect the value that was written to these registers, not the actual pin value.

#### Polarity Inversion Registers(02h)

The Polarity inversion registers (registers 2) allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in these registers is set (written with '1'), the corresponding port pin's polarity is inverted in the input register. If a bit in this register is cleared (written with a '0'), the corresponding port pin's polarity is retained.

### Configuration Registers(03h)

The Configuration registers (registers 3) configure the direction of the I/O pins. If a bit in these registers is set to 1, the corresponding port pin is enabled as a high-impedance input. If a bit in these registers is cleared to 0, the corresponding port pin is enabled as an output.



### Output drive strength(40h,41h)

The output driver strength registers (registers 40 and 41) are used to configure the driving capacity of the GPIO port as the output. Each two bits corresponds to a P port, for example, CC7 corresponds to P7 port,

CC6 corresponds to P6 port. The driver capability of data 00b/01b/10b is  $\frac{1}{4} / \frac{1}{2} / \frac{3}{4}$  of the driver capability of data

11b.

#### Input latched register(42h)

Enter the latch register (register 42) and the GPIO port is valid in the input state.

When this register is configured as "0" :

If the state of the corresponding GPIO port on the input port changes, the INT port generates an interrupt

signal.When the input register data is read, the interrupt signal is cleared.Or when the state of the port is restored, the interrupt signal is cleared.

When this register is set to "1" :

The state of the corresponding GPIO port on the input port changes horizontally, then the  $\overline{INT}$  port generates an interrupt signal.Only by reading the input register data, the interrupt signal can be cleared;And when the input register signal is not read, even if the port state is restored, the input register data is unchanged, and the interrupt is not cleared.

#### Pull-up/Pull-down enable resistor(43h)

The Pull-up/Pull-down enable resistor (register 43) is used to configure the Pull-up/Pull-down resistors function of the corresponding GPIO port (Pull-up/Pull-down resistors can be selected by Pull-up/Pull-down resistors type choice register). When the register is set to 0, the GPIO port does not have the Pull-up/Pull-down resistors function. When the register is set to 1, the GPIO port has the Pull-up/Pull-down resistors function. When the register with open miss output, the Pull-up/Pull-down enable function is turned off.

#### Pull-up/Pull-down resistors type choice register(44h)

When the Pull-up/Pull-down enable register (register 43) is configured, the Pull-up/Pull-down select register (register 44) is configured to select the pull-up or pull-down function of the GPIO port. If the value is 1, the pull-up resistance is configured. If this parameter is set to 0, the pull-down resistance is configured. The typical resistance is  $100K\Omega$ .

#### Interrupt shielding register(45h)

The interrupt masking register (register 45) is used to mask the interrupt response function of the GPIO port. When the value is set to 0, the state of the corresponding port changes when it enters the state, and the  $\overline{INT}$  port generates an interrupt signal. When the value is set to 1, the status of the corresponding port changes when it enters the status, and the  $\overline{INT}$  port does not generate interrupt signals.

#### Interrupt status register(46h)

The interrupt status register is a read-only register. If a bit "1" is read, the port corresponding to the bit is the interrupt source. If the bit "0" is read, the port is not the interrupt source.

If the interrupt masking register is configured as "1", the corresponding bit data is read as "0".

### Output state control register(4Fh)

Bit 0 of the output state configuration register (register 4F) is used to configure the port structure of the GPIO port in the output state:

This bit is "0", and THE GPIO output is push-pull structure (Q1 and Q2 in the structure block diagram are effective at output high level and low level respectively). When the bit is "1", the GPIO port in the output state is an open leakage structure, Q1 in the structure block diagram is always in the cut-off state, and Q2 is effective at low output current, while Q2 is cut-off at high output current.

#### I/O port

When an I/O is configured as an input port, MOS tubes Q1 and Q2 are turned off as a high-impedance input port.

When an I/O is configured as an output port, mostube Q1 or Q2 is turned on, depending on the state of the output register. In this case, there is a low impedance path between the I/O pin and the VDDP or VSS. In addition, the GPIO port can be configured to have pull-up or pull-down resistors when it is in a non-open leakage output state (i.e. input or push-pull output). The output state can also be configured as an open leakage output structure.

#### Power-on reset

When the power supply (from 0V) is added to the VDDP and rises to VPOR, the internal power reset circuit keeps the chip in the reset state. When the power supply is higher than VPOR, the reset state is released, and the registers of ET6408 and the state machine of I<sup>2</sup>C-bus /SM bus are initialized to the default state. After that, the VDDP must drop below VPOR and return to the operating voltage for a new reset.

#### **Reset input**

In the VDDP operating voltage range, the  $\overrightarrow{\text{RESET}}$  input can be used to initialize the system. You can  $\overrightarrow{\text{RESET}}$  the  $\overrightarrow{\text{RESET}}$  port by lowering the hold time TWRST. Once  $\overrightarrow{\text{RESET}}$  is pulled low, the registers of ET6408 and the state machine of I<sup>2</sup>C-bus/SM bus are initialized to the default state. If  $\overrightarrow{\text{RESET}}$  does not use an active connection, the input needs to be connected to a pull-up resistor to the VDDI.

### Interrupt output (INT)

After the interrupt masking register is configured, the bit corresponding to the GPIO port is set to 0. The port can activate the interrupt function only when it is in the input state.

Interrupts are generated by any rising or falling edge of the GPIO port input in input mode. After time  $t_{vINT}$ ,  $\overline{INT}$  signal is valid. The interrupt is reset when the data on the port changes to the original value or when the input register data corresponding to the port is read. In read mode, the  $\overline{INT}$  output is reset for the ACK or NACK bit after the rising edge of the SCL. Because of the reset interrupt during this pulse, interrupts that occur during an ACK or NACK clock pulse may be lost (or very short). After a reset, any changes to the I/O port are detected and an  $\overline{INT}$  interrupt is generated.

Pins configured for output do not generate interrupts.Changing I/O from output to input may cause false interrupts if the state of the pin does not match the contents of the input register.

 $\overline{\text{INT}}$  is an open leakage output structure, connected to VDDP or VDDI by a pull-up resistor, depending on the application. The voltage source that needs to connect  $\overline{\text{INT}}$  to the device that needs interrupt information. In addition, the condition for interrupt reset can be changed by configuring the input latch register.

#### Bus protocol

ET6408 is an I<sup>2</sup>C-bus slave device.Data is exchanged between master and slave devices through read and write instructions of I2C-bus.The two communication lines are serial data line (SDA) and serial clock line (SCL).When connected to the output stage of the device, both lines must be connected to the power supply through a pull-up resistor.Data transfer can only be started when the bus is idle.

#### Write command

Data is transmitted to ET6408 by sending the device address and setting the least significant bit (LSB) to a logical 0.The command byte is sent after the device address to determine which register receives the data after the command byte.

The four sets of registers in ET6408 are: input register, output register, polarity reversal register and configuration register. After sending a data byte to one register, the next data byte is sent to another register in the pair.

There is no limit to the number of bytes of data that can be sent during a write transfer. In this way, the host can continuously update the register pair independently of the other registers.



### Read command

Data can be read from ET6408 by sending the device address and setting the least significant bit (LSB) to logical 1.The command byte is sent after the device address to determine which register to read.

Data in registers defined by command bytes is sent by ET6408.After the first byte is read, other bytes may be read, but it must be information in another register in the pair.

There is no limit to the number of bytes of data that can be read during a read transfer, but the master bus must be unresponsive after receiving the last byte of data.



### **Absolute Maximum Ratings**

Exceeding the values listed in the limit parameter table may damage the device. If any of these limits are exceeded, damage may occur and affect reliability.

Symbol	Parameter	Conditions	Min	Max	Unit
Vddi	I <sup>2</sup> C-bus Supply Voltage		-0.5	+6.5	V
Vddp	Supply Voltage Port P		-0.5	+6.5	V
Vı	Input Voltage		-0.5	+6.5	V
Vo	Output Voltage		-0.5	+6.5	V
I <sub>IK</sub>	Input Clamping Current	ADDR, $\overline{\text{RESET}}$ , SCL; V <sub>I</sub> < 0V	-	-20	mA
l <sub>ок</sub>	Output Clamping Current	$\overline{INT}$ ; V <sub>O</sub> < 0V	-	-20	mA
l	Input/output	P port; $V_0 < 0V$ or $V_0 > V_{DDP}$	-	±20	mA
Іюк	Clamping Current	SDA; $V_O < 0V$ or $V_O > V_{DDI}$	-	±20	mA
L.	LOW-level	P port; $V_0 = 0V$ to $V_{DDP}$	-	50	mA
lo∟	Output Current	SDA, $\overline{INT}$ ; V <sub>0</sub> = 0V to V <sub>DDI</sub>	-	25	mA
Іон	HIGH-level	P port; Vo = 0V to V <sub>DDP</sub>	-	25	mA
ЮП	Output Current			20	
IDD	Supply Current	through Vss	-	200	mA
IDDP	Supply Current Port P	through V <sub>DDP</sub>	-	160	mA
IDDI	I2C-bus Supply Current	through VDDI	-	10	mA
Tstg	Storage Temperature		-65	+150	°C
T <sub>JMAX</sub>	Maximum		-	150	°C
0.00000	Junction Temperature				-

## **Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
Vddi	I <sup>2</sup> C-bus Supply Voltage		1.65	5.5	V
VDDP	Supply Voltage Port P		1.65	5.5	V
		SCL, SDA (V <sub>DDI</sub> =1.8V)	0.96	5.5	V
Max		SCL, SDA (V <sub>DDI</sub> ≥2.5V)	1.2	5.5	V
Vін	HIGH-level Input Voltage	RESET	0.7*V <sub>DDI</sub>	1.65 5.5 V   1.65 5.5 V   0.96 5.5 V   1.2 5.5 V   7*V <sub>DDI</sub> 5.5 V	V
		ADDR, P7 to P0	$0.7^*V_{DDP}$		V
		SCL, SDA	-0.5	5.5   5.5   5.5   5.5   5.5   5.5   5.5   0.36   0.3*V <sub>DDI</sub> 0.3*V <sub>DDP</sub> 10	V
VIL	LOW-level Input Voltage	RESET	-0.5		V
		ADDR, P7 to P0	-0.5	0.3*V <sub>DDP</sub>	V
Іон	HIGH-level Output Current	P7 to P0	-	10	mA
lo∟	LOW-level Output Current	P7 to P0	-	23	mA
TA	Ambient Temperature	Operating in free air	-40	+85	°C

## **Electrical Characteristics**

## **D.C. Characteristics**

 $T_A = 25^{\circ}C; V_{DDI} = 1.65V$  to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Vıĸ	Input Clamping Voltage	I <sub>1</sub> = -18mA	-1.2	-	-	V	
M	Power-on	$V_I = V_{DDP} \text{ or } V_{SS}; I_O = 0mA;$			1 55	V	
V <sub>POR</sub>	Reset Voltage	T <sub>A</sub> =25°C	-	-	- 1.55 - - - - - - - - - - - - -	V	
		P poi	rt		- 1.55 - - - - - - - - - - - - - - - - - -		
	Input Clamping Voltage Power-on	Iон = -8mA; V <sub>DDP</sub> = 1.65V	1.2	-	-	V	
		$I_{OH} = -10 mA; V_{DDP} = 1.65 V$	1.1	-	-	V	
		$I_{OH} = -8mA; V_{DDP} = 2.3V$	1.8	-	-	V	
Vон		$I_{OH} = -10mA; V_{DDP} = 2.3V$	1.7	-	- 1.55 - - - - - - - - - - - - - - - - - -	V	
	Output voltage	I <sub>OH</sub> = -8mA; V <sub>DDP</sub> = 3.0V	2.6	-	-	V	
		$I_{OH} = -10mA; V_{DDP} = 3.0V$	2.5	-	- 1.55 - - - - - - - - - - - - - - - - - -	V	
		I <sub>OH</sub> = -8mA; V <sub>DDP</sub> = 4.5V	4.1	-	-	V	
		I <sub>OH</sub> = -10mA; V <sub>DDP</sub> = 4.5V	4.0	-	-	V	
		P port; lo∟ = 8mA					
	LOW-level	V <sub>DDP</sub> = 1.65V	-	-	0.45	V	
Vol		$V_{DDP} = 2.3V$	-	-	0.25	V	
	Output voltage	$V_{DDP} = 3.0V$	-	-	0.25	V	
		$V_{DDP} = 4.5V$	-	-	0.2	V	
		$V_{OL} = 0.4V; V_{DDP} =$	1.65V to 5	5.5V			
		SDA	3	-	-	mA	
		ĪNT	3	15	- 1.55 - - - - - - - - - - - - -	mA	
		P po	ť				
		$V_{OL} = 0.5V; V_{DDP} = 1.65V$	8	10	-	mA	
	LOW-level	$V_{OL} = 0.7V; V_{DDP} = 1.65V$	10	13	-	mA	
IOL	Output Current	$V_{OL} = 0.5V; V_{DDP} = 2.3V$	8	10	 - 1.55        -	mA	
		$V_{OL} = 0.7V; V_{DDP} = 2.3V$	10	13	-	mA	
	-	$V_{OL} = 0.5V; V_{DDP} = 3.0V$	8	14	-	mA	
		$V_{OL} = 0.7V; V_{DDP} = 3.0V$	10	19	-	mA	
		$V_{OL} = 0.5V; V_{DDP} = 4.5V$	8	17	-	mA	
		V <sub>OL</sub> = 0.7V; V <sub>DDP</sub> = 4.5V	10	24	-	mA	

## D.C. Characteristics (continued)

 $T_A = 25^{\circ}C; V_{DDI} = 1.65V$  to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
		V <sub>DDP</sub> = 1.65V to 5.5V						
h	Input Current	SCL, SDA, $\overline{\text{RESET}}$ ; V <sub>I</sub> = V <sub>DDI</sub> or V <sub>SS</sub>	-	-	±1	uA		
		ADDR; VI = V <sub>DDP</sub> or V <sub>SS</sub>	-	-	±1	uA		
lu.	HIGH-level	P port; VI=VDDP; VDDP=1.65V to 5.5V	-	-	1			
Ін	Input Current					uA		
IIL	LOW-level	P port; V <sub>I</sub> =VSS; V <sub>DDP</sub> =1.65V to 5.5V		-	1	uΔ		
ΠL	Input Current		_			uA		
		IDDI + IDDP; SDA, P port, ADDR, RESET;						
		$V_{I}$ on SDA and RESET = $V_{DDI}$ or $V_{SS}$ ; $V_{I}$ on P port and ADDR = $V_{DDP}$ ;						
	Supply Current	$I_0 = 0$ mA; I/O = inputs; F <sub>SCL</sub> = 400kHz						
		$V_{DDP} = 3.6V$ to $5.5V$	-	10	25	uA		
		V <sub>DDP</sub> = 2.3V to 3.6V	-	6.5	15	uA		
		V <sub>DDP</sub> = 1.65V to 2.3V	-	4	9	uA		
		$I_{DDI} + I_{DDP}$ ; SCL, SDA, P port, ADDR, RESET;						
		$V_1$ on SCL, SDA and RESET = $V_{DD1}$ or $V_{SS}$ ;						
		$V_{I}$ on P port and ADDR = VDDP;						
I <sub>DD</sub>		$I_0 = 0mA; I/O = inputs; F_{SCL} = 0kHz$						
		$V_{DDP} = 3.6V$ to $5.5V$	-	1.5	7	uA		
		V <sub>DDP</sub> = 2.3V to 3.6V	-	1	3.2	uA		
		V <sub>DDP</sub> = 1.65V to 2.3V	-	0.5	1.7	uA		
		Active mode;IDDI + IDDP; P port, ADDR, RESET;						
		V <sub>1</sub> on $\overrightarrow{\text{RESET}}$ = V <sub>DD1</sub> ; V <sub>1</sub> on P port and ADDR = V <sub>DDP</sub> ;						
		$I_0 = 0mA$ ; $I/O = inputs$ ; $F_{SCL} = 400kHz$ , continuous register read						
		$V_{DDP} = 3.6V$ to $5.5V$	-	60	125	uA		
		V <sub>DDP</sub> = 2.3V to 3.6V	-	40	75	uA		
		V <sub>DDP</sub> = 1.65V to 2.3V	-	20	45	uA		

## D. C. Characteristics (continued)

 $T_A = 25^{\circ}C; V_{DDI} = 1.65V$  to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		SCL, SDA, RESET;		-	25	
A 1	Additional Quiescent	one input at $V_{DDI}$ - 0.6V,				
ΔI <sub>DD</sub>	Supply Current	other inputs at $V_{DDI}$ or $V_{SS}$ ;	-			uA
		V <sub>DDP</sub> = 1.65V to 5.5V				
		P port, ADDR;				
	Additional Quiescent	one input at $V_{DDP}$ - 0.6V,			80	
ΔI <sub>DD</sub>	Supply Current	other inputs at $V_{DDP}$ or $V_{SS}$ ;	-	-		uA
		$V_{DDP} = 1.65V$ to 5.5V				
0		$V_I = V_{DDI} \text{ or } V_{SS};$		4.2	7	~ <b>F</b>
Ci	Input Capacitance	$V_{DDP} = 1.65V$ to 5.5V	-			pF
		VIO = VDDI Or Vss ;	= V <sub>DDI</sub> or V <sub>SS</sub> ;		0	
0	Input/output	V <sub>DDP</sub> = 1.65V to 5.5V		4.5	8	pF
Cio	Capacitance	$V_{IO} = V_{DDP} \text{ or } V_{SS}$ ;		4.5	0.5	
		$V_{DDP} = 1.65V \text{ to } 5.5V$	- 4.5		8.5	pF

## A.C. Characteristics

 $T_A = 25^{\circ}C;VDDI = 1.65V$  to 5.5V; (Unless otherwise specified.)

Symbol	Parameter	Conditions	Standard-mode I <sup>2</sup> C-bus		Fast-mode I <sup>2</sup> C-bus		Unit
			Min	Мах	Min	Мах	kHz
fscl	SCL clock frequency		0	100	0	400	us
4	HIGH period of		4	-	0.6	-	
tніgн	the SCL clock		4				us
	LOW period of		4.7	-	1.3	-	
tLOW	the SCL clock		4.7				us
	Pulse width of spikes						
tsp	that must be suppressed		0	50	0	50	ns
	by the input filter						
tsu;dat	Data set-up time		250	-	100	-	ns
thd;dat	Data hold time		0	-	0	-	ns
tr	Rise time of both SDA			1000		200	20
	and SCL signals		-	1000	-	300	ns

## A. C. Characteristics(continued)

 $T_A = 25^{\circ}C;VDDI = 1.65V$  to 5.5V; (Unless otherwise specified.)

Symbol	Parameter			rd-mode ∙bus	Fast-mode I <sup>2</sup> C-bus		Unit
				Max	Min	Max	kHz
tr	Gall time of both SDA and SCL signals			300	-	300	ns
teuf	Bus free time between a STOP and START condition		4.7	-	1.3	-	us
tsu;sta	Set-up time for a repeated START condition		4.7	-	0.6	-	us
t <sub>HD;STA</sub>	Hold time (repeated) START condition		4	-	0.6	-	us
t <sub>su;sто</sub>	Set-up time for STOP condition		4	-	0.6	-	us
tvd;dat	Data valid time	SCL LOW to SDA output valid	-	3.45	-	0.9	us
tvd;ack	Data valid acknowledge time	ACK signal from SCL LOW to SDA (out) LOW	-	3.45	-	0.9	us
t <sub>wrst</sub>	Reset pulse width		30	-	30	-	ns
t <sub>recrst</sub>	Reset recovery time		200	-	200	-	ns
t <sub>rst</sub>	Reset time		600	-	600	-	ns
tvin⊤	Valid time on pin INT	from P port to INT	-	1	-	1	us
t <sub>rstINT</sub>	Reset time on pin INT	from SCL to INT	-	1	-	1	us
t <sub>vQ</sub>	Data output valid time	from SCL to P port	-	400	-	400	ns
t <sub>suD</sub>	Data input set-up time	from P port to SCL	0	-	0	-	ns
t <sub>hD</sub>	Data input hold time	from P port to SCL	300	-	300	-	ns

#### Load Configuration



*Note*: CL includes probe and clamp capacitance.

#### I<sup>2</sup>C Timing Waveform



I<sup>2</sup>C Timing Waveform (Continued)





I<sup>2</sup>C Timing Waveform (Continued)



## **Application Circuits**





\* When the P port is suspended, configure it to the output state please.

## Package

## TSSOP16 (ET6408V)



# ET6408

#### QFN16 (ET6408Y)



# ET6408

#### BGA16 (ET6408)



## **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2022-02-17	Preliminary Version	Shilj	Shilj	Liujy
1.0	2022-08-12	Offered Version	Zhuzq Shibo	Shilj	Zhujl