# SD3.0-SDR104 Compliant Integrated Auto-direction Control Memory Card Voltage Level Translator

## **General Description**

The ET4857 is a SD 3.0-compliant bidirectional dual voltage level translator with auto-direction control. It is designed to interface between a memory card operating at 1.8V or 3.0V signal levels and a host with a nominal supply voltage of 1.2V to 1.8V. The IC supports SD3.0 SDR104、SDR50、DDR50、SDR25、SDR12 and SD2.0 High-Speed (50MHz) and Default-Speed (25MHz) modes. The device has an integrated voltage select-able low dropout regulator to supply the card-side I/Os, an auto-enable/disable function connected to the VSD supply pin.

#### Features

- Supports up to 208MHz clock rate
- SD3.0 specification-compliant voltage translation to support SDR104, SDR50, DDR50, SDR25, SDR12, High-Speed and Default-Speed modes
- 1.2V to 1.8V host side interface voltage support
- Feedback channel for clock synchronization
- 100mA Low dropout voltage regulator to supply the card-side I/Os
- Low power consumption by push-pull output stage with break-before-make architecture
- Automatic enable and disable through V<sub>SD</sub>
- Integrated pull-up and pull-down resistors: no external resistors required
- Integrated EMI filters suppress higher harmonics of digital I/Os
- Integrated 8kV ESD protection according to IEC 61000-4-2, level 4 on card side
- Level shifting buffers keep ESD stress away from the host (zero-clamping concept)
- Package information:

Part No.	Package	MSL
ET4857	WLCSP20 (0.4pitch)	1

1

# **Pin Configuration**



#### **Pin Function**

Pin No.	Pin Name	Pin Function
A1	DAT2A	Data 2 input or output on host side
A2	VCCA	Supply Voltage from host side
A3	VSD	Supply Voltage
A4	DAT2B	Data 2 input or output on memory card side
B1	DAT3A	Data 2 input or output on host side
B2	CD	Card detect switch basing output
B3	VCCB	Internal supply decoupling(VLDO)
B4	DAT3B	Data 3 input or output on memory card side
C1	CMDA	Command input or output on host side
C2	GND	Supply Ground
C3	GND	Supply Ground
C4	CMDB	Command input or output on memory card side
D1	DAT0A	Data 0 input or output on host side
D2	CLKA	Clock signal input on host side
D3	CLKB	Clock signal output on memory card side
D4	DAT0B	Data 0 input or output on memory card side
E1	DAT1A	Data 1 input or output on host side
E2	CLK_FB	Clock feedback output on host side
E3	SEL	Card side I/O voltage level select
E4	DAT1B	Data 1 input or output on memory card side

INPUT	OUTPUT				
SEL	V <sub>CCB</sub>	Pin	Pin Function		
Н	1.8V	DATA0B to DATA3B, CLKB	Low supply voltage level (1.8V typ)		
Ĺ	Tracking V <sub>SD</sub>	DATA0B to DATA3B, CLKB	High supply voltage level (tracking $V_{SD}$ )		

## SD Card side voltage level control signal truth table

#### Note:

If the OE pin is driven LOW, the ET4857 is disabled and the A0, A1, B0, and B1 pins (including dynamic drivers) are forced into 3-state and all four  $10K\Omega$  internal pull-up resisters are decoupled from their respective V<sub>cc</sub>.

## **Block Diagram**



## **Functional Description**

#### Level Translate

The bidirectional level translator shifts the data between the I/O supply levels of the host and the memory card. The voltage translator has to support several clock and data transfer rates at the signaling levels specified in the SD 3.0 standard specification.

#### Enable and direction control

ET4857 contains an auto-enable feature. If  $V_{SD}$  rises above 2.65V, the LDO and the level translator logic is enabled automatically. As soon as  $V_{SD}$  drops below the  $V_{SD}$  disable (typ 2.45V), the LDO and the card side drivers and the level translator logic is disabled. All host side pins excluding CLKA 1 are configured as inputs with a 70k resistor pulled up to  $V_{CCA}$ .

#### Integrated voltage regulator

The low dropout voltage regulator delivers supply voltage for the voltage translators and the card-side input/output stages. It has to support 1.8V and 3V signaling modes as stipulated in the SD3.0 specification. The switching time between the two output voltage modes is compliant with SD3.0 specification. Depending on the signaling level at pin SEL, the regulator delivers 1.8V (SEL = high) or 3.0V (SEL = low).

Bus Speed Mode	Signal Level (V)	Clock Rate (MHz)	Data Rate (MB/s)
Default Speed	3.3	25	12.5
High-Speed	3.3	50	25
SDR12	1.8	25	12.5
SDR25	1.8	50	25
SDR50	1.8	100	50
SDR104	1.8	208	104
DDR50	1.8	50	50

#### Supported Modes table+

An external capacitor (typ  $2.2\mu$ F) is needed between the regulator output pin V<sub>CCB</sub> and ground for proper operation of the integrated voltage regulator. It is recommended to place the capacitor close to the V<sub>SD</sub> and V<sub>CCB</sub> pin and maintain short connections of both to ground.

#### Feedback clock channel

The clock is transmitted from the host to the memory card side. The voltage translator and the Printed-Circuit Board (PCB) tracks introduce some amount of delay. It reduces timing margin for data read back from memory card, especially at higher data rates. Therefore, a feedback path is provided to compensate the delay. The reasoning behind this approach is the fact that the clock is always delivered by the host, while the data in the timing critical read mode comes from the card.

#### **EMI** filter

ET4857's all input/output ports are equipped with EMI filters to reduce interferences towards sensitive mobile-communication.

#### ESD protection

ET4857 has robust ESD protections on all memory card pins as well as on the VSD pin. The architecture prevents any stress for the host: the voltage translator discharges any stress to supply ground. Pin Card Detection (CD) might be pulled down by the memory card which has to be detected by the host. The pin is equipped with International Electrotechnical Commission (IEC) system-level ESD protection and pull-up resistor connected to the host supply  $V_{CCA}$ .

### Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Pa	arameters	Condition Rating		Unit	
N			VSD pins (4ms transient) -0.5 ~ 4.6			
VCC	Sup	ppiy voltage	VCCA pins (4ms transient)	-0.5 ~ 4.6	v	
Vin	Inp	out Voltage	I/O pins (4ms transient)	Vss-0.3 ~ V <sub>DD</sub> +0.3	V	
PD	Power Dissipation		T <sub>A</sub> = 25°C	2000	mW	
TJ	Junction Temperature Range		-	-40 ~ +150	°C	
Tstg	Storage Temperature Range		-	-65 ~ +150	°C	
	( IEC	Contact discharge	All memory card side pins,	±8		
V (1)	61000-4-2)	Air discharge	VSD and CD pins to ground	±15		
VESD	HBM (JESD22-A114)		All Pins	±2	κv	
	CDM (JESD22-C101)		All Pins	±0.5		
ILU	Max Latch-up	o Current (JESD78B)	I/O port : -0.5V <sub>CC</sub> < V <sub>I</sub> <1.5V <sub>CC</sub>	±100	mA	

*Note(1):* ESD test, All system level tests are performed with the application-specific capacitors connected to the supply pins V<sub>SUPPLY</sub>, V<sub>LDO</sub> and V<sub>CCA</sub>.

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Condition	Min	Тур	Мах	Unit
Vcc	Supply Voltage	V <sub>SD</sub>	2.9 <sup>(2)</sup>	-	3.6	
	Supply vollage	Vcca	1.1	-	2.0	V
Mar	Input Voltage	Host side	-0.3 <sup>(3)</sup>	-	V <sub>CCA</sub> +0.3	V
VIN		Memory card side	-0.3	-	V <sub>LDO</sub> +0.3	v
C <sub>EXT</sub>	Recommended External Capacitance	Capacitor connect to $V_{CCB}$		2.2		μF
		Capacitor connect to $V_{\text{SD}}$		0.1		μF
		Capacitor connect to $V_{CCA}$		0.1		μF
ESR	Equivalent series resistance	At pin V <sub>LDO</sub>	0	-	50	mΩ
T <sub>A</sub>	Operate Temperature Range		-40		+85	°C

*Note(2):* By minimum value the device is still fully functional, but the voltage on pin  $V_{LDO}$  might drop below the recommended memory card supply voltage.

*Note(3):* The voltage must not exceed 3.6V.

## Integrated Resistors in Block Diagram (T<sub>A</sub>=25°C)

Symbol	Parameters	Condition	Min	Тур	Мах	Unit
Dee	Pull-down	R3 , tolerance±30%	70	100	130	Ω
RPD	Resistance	R5	200	350	500	KΩ
Rpu	Pull-up	All data lines and CMDx	49	70	91	KΩ
	Resistance	R4	70	100	130	KΩ
D.	Series	Host side, R1, tolerance ±30%	_(4)	22.5		Ω
RS	Resistance	Card side, R2, tolerance ±30%	_(4)	15		Ω

*Note(4):* Guaranteed by design.

## **Electrical Characteristics**

Recommended operating conditions:  $T_A$ = -40 ~ 85°C

Symbol	Parameter	Conditions	Min	Typ <sup>(5)</sup>	Max	Unit
Automat	ic enable feature:V <sub>SD</sub>					
Vsd_en	IC enable voltage	V <sub>CCA</sub> ≥1V, V <sub>SD</sub> rising edge	2.25	2.45	2.65	V
Vsd_dis	IC disable voltage	V <sub>CCA</sub> ≥1V, V <sub>SD</sub> falling edge	2.2	2.4	2.6	V
$\Delta V_{SD_EN}$	V <sub>SD_EN</sub> hysteresis voltage		-	50		mV
Supply v	oltage regulator for card-s	ide I/O Pin: V <sub>CCB</sub>				
Managar	Regulator/switch	SEL=Low, 3V≤ V <sub>SD</sub> ≤3.6V, I <sub>O</sub> <100mA	V <sub>SD</sub> -0.2	V <sub>SD</sub> -0.1	V <sub>SD</sub>	V
Vo(LDO)	output voltage	SEL=High;V <sub>SD</sub> ≥ 2.9V, I₀<100mA	1.7	1.8	1.95	$\vee$
Io(ldo)	Regulator/switch output current		-	-	100	mA
Host-side	e input signals:CMDA and	DAT0A to DAT3A,CLKA;hos	st-side contr	ol singnal	;1.1V≤V <sub>CCA</sub> ≤	2.0V
VIH	Input voltage high level		$0.75 \times V_{CCA}$	-	V <sub>CCA</sub> +0.3	V
VIL	Input voltage low level		-0.3	-	$0.25 \times V_{CCA}$	V
Host-side	e output signals: CLK_FB,	CMDA, DATA0A to DATA3A	; 1.1V≤V <sub>CCA</sub> ≤	2.0V		
Maria	Output voltage high level for CLK_FB	$I_0$ =2mA, V <sub>I</sub> =V <sub>IH</sub> (card side)	0.8×V <sub>CCA</sub>	-	-	V
∨он	Output voltage high level for CMDA, DATxA	I₀=2µA, Vı=V⊮(card side)	0.8×V <sub>CCA</sub>	-	-	V
Vol	Output voltage low level	I₀=-2mA, Vı=Vı⊥(card side)	-	-	0.15×V <sub>CCA</sub>	V

# **Electrical Characteristics (Continued)**

Recommended operating	conditions: T <sub>A</sub> = -40 ~ 85°C
-----------------------	---

Symbol	Parameter	Conditions	Min	Typ <sup>(5)</sup>	Max	Unit
Card-sid	e input singals: CMDB	and DAT0B to DAT3B				<u>.</u>
		SEL=Low	0.625×		V <sub>O(LDO)</sub>	V
Vін	Input voltage	(3.0V card interface)	Vo(LDO)	-	+0.3	V
VIH	high level	SEL=High	0.625×		V <sub>O(LDO)</sub>	V
		(1.8V card interface)	Vo(LDO)	-	+0.3	v
		SEL=Low	0.2		0.3×	V
M	Input voltage	(3.0V card interface)	-0.5	-	Vo(LDO)	v
VIL	low level	SEL=High	0.2		0.3×	V
		(1.8V card interface)	-0.5	-	Vo(LDO)	v
Card-sid	e output signal (CMDB	and DAT0B to DAT3B,CLKB)				
		I₀=4mA, Vı=Vıн(host side);	0.85×		V <sub>O(LDO)</sub>	V
	Output voltage high	SEL=Low(3.0V card interface)	V <sub>O(LDO)</sub>	-	+0.3	v
Vон	level for CLKB only	I₀=2mA, Vı=Vı⊣(host side);	0.85×		2.0	V
		SEL=High(1.8V card interface)	Vo(LDO)	-	2.0	v
	Output voltage	$L_{2} = 2 \mu A_{1} \lambda (-1) ( (heat aida))$	0.85× V <sub>O(LDO)</sub>			
	high level for	SEI = High(1.8)/(cord interface)		-	2.0	V
	CMDB,DATxB	SEL-righ(1.6V card interface)				
	Output voltage	I₀= -4mA, Vı=Vı∟(host side);	-0.3		0.125×	V
Ve		SEL=Low(2.9 V card interface)		-	Vo(LDO)	v
VOL	low level	I <sub>O</sub> = -2mA, V <sub>I</sub> =V <sub>I card L</sub> (host side);	-0.3		0.125×	V
		SEL= High(1.8V card interface)		_	Vo(LDO)	v
Bus sign	al equivalent capacita	nce				
	Channel capacitance	Host side	_(6)	7	-	pF
Cch	(Vi=0 V, fi=1MHz,	_				· ·
	V <sub>SD</sub> =3 V, V <sub>CCA</sub> =1.8 V)	Card side	-	15	-	pF
Current of	consumption					
	Static supply current	SEL=Low			100	
leev. a	(V <sub>SD</sub> ≥ V <sub>SD_EN</sub>	(3.0V card interface)	-	-	100	μΑ
ICC(start)	(active mode);	SEL=High			100	
	all input = high)	(1.8 V card interface)	-	-	100	μΑ
	Standby supply	$V_{SD} \le V_{SD_{EN}}$ and $V_{CCA} \ge 1.0V$				
I <sub>CC(stb)</sub>	Standby supply	(inactive mode),	-	-	7	μA
	current	All host side input = High				

**Note(5):** Typical values are measured at  $T_A = 25^{\circ}C$ .

*Note(6):* EMI filter line capacitance per data channel from I/O driver to pin; C<sub>ch</sub> is guaranteed by design.

## **Voltage Regular** (T<sub>A</sub>=25°C)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Voltage regulator output Pin: V <sub>CCB</sub>						
tstartup(LDO)	Pogulator start un timo	V <sub>CCA</sub> =1.8V; V <sub>SD</sub> =3.0V,		-	400	
	Regulator start-up time	C <sub>EXT</sub> =2.2µF (Figure3.)	-			μs
t <sub>f(O)</sub>	Output fall time	V <sub>O(LDO)</sub> =3.0V to 1.8V,			1	
		SEL = Low to High (Figure2.)				ms
t <sub>f(O)</sub>	Output rise time	V <sub>O(LDO)</sub> =3.0V to 1.8V,			100	
	Output rise time	SEL = High to Low (Figure2.)		100	μs	





Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Host side	transition times <sup>(7)</sup>						
tr	Rise time	SEL=High(1.8V card interface);	-	0.4	1.0	ns	
t <sub>f</sub>	Fall time	V <sub>CCA</sub> =1.8V	-	0.4	1.0	ns	
tr	Rise time	SEL=High(1.8V card interface);	-	0.4	1.0	ns	
t <sub>f</sub>	Fall time	V <sub>CCA</sub> =1.2V	-	0.4	1.0	ns	
Card side	transition times <sup>(8)</sup>						
tr	Rise time	SEL=High(1.8V card interface);	0.4	0.88	1.32	ns	
t <sub>f</sub>	Fall time	-40°C ≤T <sub>A</sub> ≤ 85°C	0.4	0.88	1.32	ns	
Card input transition times <sup>(9)</sup>							
tr	Rise time	SEL=High(1.8V card interface);	0.2	0.5	0.96	ns	
t <sub>f</sub>	Fall time	-40°C ≤T <sub>A</sub> ≤ 85°C	0.2	0.45	0.96	ns	
Host to ca	rd propagation delay						
DATAxA to	DATAxB, CMDA to CMDB	3, CLKA to CLKB					
tu	Propagation delay	SEL=High(1.8V card interface);	_	3.0	55	ne	
чра	Propagation delay	V <sub>CCA</sub> =1.2V	-	5.0	5.5	115	
CLKA to C	LK_FB			-			
t	Propagation delay	SEL=High(1.8V card interface);	_	55	10.0	ne	
чра	Topagation delay	V <sub>CCA</sub> =1.2V		0.0	10.0	113	
Card to host propagation delay							
DATxB to I	DATxA, CMDB to CMDA			-		-	
ted	Propagation delay	SEL=High(1.8V card interface);	_	25	45	ns	
чра	i iopagation delay	V <sub>CCA</sub> =1.2V	-	2.5	4.5	115	

#### **Level Translator**(T<sub>A</sub>=25°C)

*Note*(7): Transition between  $V_{OL}=0.35 \times V_{CCA}$  and  $V_{OH}=0.65 \times V_{CCA}$ .

*Note(8):* Transition between V<sub>OL</sub>=0.45V and V<sub>OH</sub>=1.4V.

*Note(9):* Guaranteed by design; transition between  $V_{IL}=0.58V$  and  $V_{IH}=1.27V$  with  $C_{trace}=3.5pF$  and  $C_{card}+C_{RADLE}=12pF$ , trace length=11mm.



# ET4857



## **Test Information**



## Package Dimension



# ET4857

# Marking



# **Tape Information**



# **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2022.8.11	Preliminary Version	LiuCong	Shi Bo	Shi Bo
0.1	2023.11.29	Update Pin picture	Shibo	Luh	Liujy
1.0	2024.12.25	Offered Version	Shibo	Luh	Liujy