

## ET5014 - 4 Bit 100 Mbps Configurable Level Translator

### General Description

The ET5014 is a 4-bit bidirectional level translator in which the input and output ports are switched automatically without direction control. The data path of each channel can be either from I/O\_V<sub>Ln</sub> to I/O\_V<sub>CcH</sub> or from I/O\_V<sub>CcH</sub> to I/O\_V<sub>Ln</sub>. All of the I/O ports are designed to track two different power supply rails, V<sub>CC</sub> and V<sub>L</sub> respectively. Both of the supply voltage are configurable from 1.2V to 5.0V. The V<sub>CC</sub> and V<sub>L</sub> supplies are independent which allows a logic signal on the V<sub>L</sub> side to be translated to either a higher or a lower logic signal voltage on the V<sub>CC</sub> side, and vice-versa.

The ET5014 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. The enable pin(EN) is used to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both V<sub>CC</sub> and V<sub>L</sub>. The EN signal is referenced to the V<sub>L</sub> supply.

### Features

- Wide V<sub>CC</sub>, V<sub>L</sub> Operating Range: 1.2V to 5.0V
- V<sub>L</sub> and V<sub>CC</sub> are Independent
- V<sub>L</sub> may be Greater than, Equal to, or Less than V<sub>CC</sub>
- High 100 pF Capacitive Drive Capability
- High-Speed with 120 Mbps Guaranteed Data Rate for V<sub>CC</sub>, V<sub>L</sub> > 2.3V
- Low Bit-to-Bit Skew
- Over-voltage Tolerant Enable and I/O Pins
- Non-preferential Power Up Sequencing
- Power-Off Protection
- Small Packaging: QFN12 or QFN14
- These are Pb-Free Devices

### Application


- Mobile Phones, PDAs
- Other Portable Devices

### Device Information

Part No.	Package	Size
ET5014	QFN12	1.7mm x 2.0mm x 0.5mm
ET5014Y	QFN14	3.5mm x 3.5mm x 0.75mm

# ET5014

## Pin Configuration




## Pin Function


Pin Number		Pin Name	Description
QFN12 (ET5014)	QFN14 (ET5014Y)		
11	13	$V_{CC}$	$V_{CC}$ Input Voltage
1	14	$V_L$	$V_L$ Input Voltage
6	6	GND	Ground
12	7	EN	Output Enable
7~10	9~12	I/O $V_{CCn}$	I/O Port, Referenced to $V_{CC}$
2~5	1~4	I/O $V_{Ln}$	I/O Port, Referenced to $V_L$

# ET5014

## Block Diagram



Simplified Functional Diagram (1 channel)



Logic Diagram (1 channel)

Figure 1.

## Function Description

The ET5014 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O  $V_L$  to the I/O  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the I/O  $V_{CC}$  to I/O  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The ET5014 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Auto-sense translators such as the ET5014 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

The ET5014 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{CC}$  and I/O  $V_L$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Over-Voltage Tolerant (OVT) protection.

The ET5014 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

The values of the  $V_L$  and  $V_{CC}$  supplies can be set to anywhere between 1.1V and 5.0V. Design flexibility is maximized because  $V_L$  may be either greater than or less than the  $V_{CC}$  supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the  $V_L$  supply must be equal to less than  $(V_{CC} - 0.4) V$ .

The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O  $V_{CC}$  and I/O  $V_L$  pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01uF to 0.1uF decoupling capacitors should be used on the  $V_L$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

# ET5014

The ET5014 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off ( $V_L$  or  $V_{CC} = 0V$ ). This feature causes all of the I/O pins to be in the power saving high impedance state.

## About Pull-Up/Pull-Down Resistors

Do not use any pull-up or pull-down resistors. This device has bus-hold circuits: pull-up or pull-down resistors are not recommended because they interfere with the output state. The current through these resistors may exceed the hold drive's bus-hold current (see figure below), resulting in data transition and/or auto-direction sensing failures. The bus-hold feature eliminates the need for extra resistors.

## Input Driver Requirements

For correct operation, the device driving the data I/Os of the ET5014 must have a minimum drive capability of  $\pm 5\text{ mA}$  (see figure below) for a plot of typical input current versus input voltage.




Figure 2.

# ET5014

## Absolute Maximum Ratings

Symbol	Parameter	Condition	Value	Unit
V <sub>CC</sub>	High-side DC Supply Voltage		-0.5 to +5.5	V
V <sub>L</sub>	Low-side DC Supply Voltage		-0.5 to +5.5	V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage		-0.5 to +5.5	V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage		-0.5 to +5.5	V
V <sub>I</sub>	Enable Control Pin DC Input Voltage		-0.5 to +5.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>I</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>O</sub> < GND	-50	mA
I <sub>CC</sub>	DC Supply Current Through V <sub>CC</sub>		±100	mA
I <sub>L</sub>	DC Supply Current Through V <sub>L</sub>		±100	mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin		±100	mA
T <sub>JMAX</sub>	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature		-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## Recommended Operating Conditions

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	High-side Positive DC Supply Voltage		1.2	5.0	V
V <sub>L</sub>	Low-side Positive DC Supply Voltage		1.2	5.0	V
V <sub>I</sub>	Enable Control Pin Voltage		GND	5.0	V
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub>	GND	5.0	V
		I/O V <sub>L</sub>	GND	5.0	
T <sub>A</sub>	Operating Temperature Range		-40	+85	°C
Δt/ΔV	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V ± 0.3 V		0	10	ns

# ET5014

## DC Electrical Characteristics

( Note: VS is the corresponding supply for IO, i.e. V<sub>CC</sub> for IO\_V<sub>CC</sub> and V<sub>L</sub> for IO\_V<sub>L</sub> )

Symbol	Parameter	Test Conditions <sup>(1)</sup>	V <sub>CC</sub> <sup>(2)</sup>	V <sub>L</sub> <sup>(3)</sup>	-40 to +85°C			-55 to +125°C		Unit
					Min	Typ <sup>(4)</sup>	Max	Min	Max	
V <sub>IH</sub>	I/O Input High Voltage		1.2-5.0 1.5-5.0	1.2-5.0 1.5-5.0	0.8*V <sub>S</sub> 2/3*V <sub>S</sub>	- -	- -	0.8*V <sub>S</sub> 2/3*V <sub>S</sub>	- -	V
V <sub>IL</sub>	I/O Input Low Voltage		1.2-5.0 1.5-5.0	1.2-5.0 1.5-5.0	- -	- -	0.2*V <sub>S</sub> 1/3*V <sub>S</sub>	- -	0.2*V <sub>S</sub> 1/3*V <sub>S</sub>	V
V <sub>IH-EN</sub>	EN Input High Voltage	T <sub>A</sub> =+25°C	1.2-5.0 1.5-5.0	1.2-5.0 1.5-5.0	0.8*V <sub>S</sub> 2/3*V <sub>S</sub>	-	-	0.8*V <sub>S</sub> 2/3*V <sub>S</sub>	-	V
V <sub>IL-EN</sub>	EN Input Low Voltage	T <sub>A</sub> =+25°C	1.2-5.0 1.5-5.0	1.2-5.0 1.5-5.0	-	-	0.2*V <sub>S</sub> 1/3*V <sub>S</sub>	-	0.2*V <sub>S</sub> 1/3*V <sub>S</sub>	V
V <sub>OH</sub>	I/O Output High Voltage	I/O source current = 20uA	1.2-5.0	1.2-5.0	0.9*V <sub>S</sub>	-	-		-	V
V <sub>OL</sub>	I/O Output Low Voltage	I/O source current = 20uA	1.2-5.0	1.2-5.0	-	-	0.2	-	0.2	V
I <sub>Q</sub>	Static Supply Current	EN=V <sub>L</sub> , I <sub>O</sub> =0 A, I/O_IN=0V or V <sub>S</sub> , I/O_OUT= float	1.2-5.0	1.2-5.0	-	-	1	-	2.5	uA
I <sub>TS</sub>	Tristate Output Mode Supply Current	T <sub>A</sub> =+25°C, EN=0 V, I/O_IN=0 V or V <sub>S</sub> , I/O_OUT = float	1.2-5.0	1.2-5.0	-	-	0.5	-	1.5	uA
I <sub>OZ</sub>	I/O Tristate Output Mode Leakage Current	T <sub>A</sub> = +25°C, EN = 0 V	1.2-5.0	1.2-5.0	-	-	±1	-	±1.5	uA
I <sub>I</sub>	EN Pin Input Current	T <sub>A</sub> = +25°C	1.2-5.0	1.2-5.0	-	-	±1	-	±1	uA
I <sub>OFF</sub>	Power off Leakage Current	I/O V <sub>CC</sub> = 0 to V <sub>CC</sub> , I/O V <sub>L</sub> = 0 to V <sub>L</sub>	0	0	-	-	1	-	1.5	uA
			1.2-5.0	0	-	-	1	-	1.5	
			0	1.2-5.0	-	-	1	-	1.5	

### Notes:

1. Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
2. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +1.2V to 5.0V under normal operating conditions.
3. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +1.2V to 5.0V under normal operating conditions.
4. Typical values are for V<sub>CC</sub> = +2.8V, V<sub>L</sub> = +1.8V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

# ET5014

## Timing Characteristics

Symbol	Parameter		Test Conditions <sup>(5)</sup>	V <sub>CC</sub> <sup>(6)</sup>	V <sub>L</sub> <sup>(7)</sup>	-55 to +125°C			Unit
						Min	Typ <sup>(8)</sup>	Max	
T <sub>R</sub>	I/O Rise Time		C <sub>IO</sub> =15pF	1.2-5.0	1.2-5.0			9.5	ns
				1.8-5.0	1.8-5.0			7.5	
T <sub>F</sub>	I/O Fall Time		C <sub>IO</sub> =15pF	1.2-5.0	1.2-5.0			9.5	ns
				1.8-5.0	1.8-5.0			7.5	
Z <sub>OVCC</sub>	I/O V <sub>CC</sub> One-Shot Output Impedance		(9)	1.8	1.2-5.0		20		Ω
				5.0			6.0		
Z <sub>OVL</sub>	I/O V <sub>L</sub> One-Shot Output Impedance		(9)	1.2-5.0	1.8		20		Ω
					5.0		6.0		
t <sub>PD</sub>	Propagation Delay (Driving I/O V <sub>CC</sub> or I/O V <sub>L</sub> )		C <sub>IOVCC</sub> =15pF	1.2-5.0	1.2-5.0			35	ns
				1.8-5.0	1.8-5.0			10	
			C <sub>IOVCC</sub> =30pF	1.2-5.0	1.2-5.0			35	
				1.8-5.0	1.8-5.0			15	
			C <sub>IOVCC</sub> =50pF	1.2-5.0	1.2-5.0			37	
				1.8-5.0	1.8-5.0			15	
			C <sub>IOVCC</sub> =100pF	1.2-5.0	1.2-5.0			53	
				1.8-5.0	1.8-5.0			24	
t <sub>SK</sub>	Channel-to-Channel Skew		C <sub>IOVCC</sub> = 15pF C <sub>IOVL</sub> = 15pF (9)	1.2-5.0	1.2-5.0			0.15	ns
I <sub>IN_PEAK</sub>	Input Driver Maximum Peak Current		EN = V <sub>L</sub> ; I/O_V <sub>CC</sub> = 1MHz Square Wave, Amplitude = V <sub>CC</sub> , or I/O_V <sub>L</sub> = 1MHz Square Wave, Amplitude = V <sub>L</sub> (9)	1.2-5.0	1.2-5.0			5.0	mA
t <sub>EN</sub>	I/O Output Enable Time	t <sub>PZH</sub>	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = V <sub>L</sub>	1.2-5.0	1.2-5.0			180	ns
		t <sub>PZL</sub>	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = 0V	1.2-5.0	1.2-5.0			170	
t <sub>DIS</sub>	I/O Output Disable Time	t <sub>PHZ</sub>	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = V <sub>L</sub>	1.2-5.0	1.2-5.0			210	ns
		t <sub>PLZ</sub>	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = 0V	1.2-5.0	1.2-5.0			175	
MDR	Maximum Data Rate		C <sub>IO</sub> =15pF	1.2-5.0	1.2-5.0	16			Mbps
				1.5-5.0	1.5-5.0	60			
				2.3-5.0	2.3-5.0	140			
			C <sub>IO</sub> =30pF	1.2-5.0	1.2-5.0	16			
				1.5-5.0	1.5-5.0	60			
				2.3-5.0	2.3-5.0	120			
			C <sub>IO</sub> =50pF	1.2-5.0	1.2-5.0	16			
				1.5-5.0	1.5-5.0	60			
				2.3-5.0	2.3-5.0	100			





# ET5014


		$C_{IO}=100\text{pF}$	1.2-5.0	1.2-5.0	16			
			1.5-5.0	1.5-5.0	40			
			2.3-5.0	2.3-5.0	60			

## Notes:

5. Normal test conditions are  $V_I = 0\text{V}$ ,  $C_{IOVCC} \leq 15\text{pF}$  and  $C_{IOVL} \leq 15\text{pF}$ , unless otherwise specified.
6.  $V_{CC}$  is the supply voltage associated with the I/O  $V_{CC}$  port, and  $V_{CC}$  ranges from +1.2V to 5.0V under normal operating conditions.
7.  $V_L$  is the supply voltage associated with the I/O  $V_L$  port, and  $V_L$  ranges from +1.2V to 5.0V under normal operating conditions.
8. Typical values are for  $V_{CC} = 2.8\text{V}$ ,  $V_L = 1.8\text{V}$  and  $T_A = +25^\circ\text{C}$ . All units are production tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range are guaranteed by design.
9. Guaranteed by design.

## Test Circuit and Timing





Test	Switch
$t_{PZH}$ , $t_{PHZ}$	Open
$t_{PZL}$ , $t_{PLZ}$	$2 \times V_{CC}$

$C_L = 15\text{pF}$  or equivalent (Includes jig and probe capacitance)

$R_L = R_1 = 50\text{k}\Omega$  or equivalent

$R_T = Z_{OUT}$  of pulse generator (typically  $50\Omega$ )

Figure 5. Enable/Disable Test Circuit




Figure 6. Enable/Disable Test Timing

## Typical Application Circuits






Figure 7. Typical Application Circuit

\*: This electric circuit only supplies for reference.

# ET5014

## Package Dimension

QFN12




Dimensions Table (Units:mm)

Symbol	Min	Max
A	0.450	0.550
A1	0.000	0.050
A3	0.152 REF.	
b	0.150	0.250
D	1.600	1.800
E	1.900	2.100
e	0.400 TYP.	
L	0.450	0.550
L1	0.150 REF.	
k	0.200 MIN.	

# ET5014

QFN14



Dimensions Table (Units:mm)

Symbol	Min	Typ	Max	Symbol	Min	Typ	Max
A	0.7	0.75	0.8	e	0.5 BSC		
A1	0	0.02	0.05	e1	1.5 BSC		
A2	--	0.55	--	D1	1.9	2	2.1
A3	0.203 REF			E1	1.9	2	2.1
b	0.2	0.25	0.3	L	0.3	0.4	0.5
D	3.5 BSC			K	0.325 REF		
E	3.5 BSC						



# ET5014

---

**Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2017-05-24	Original Version	Ma Yong Jian	Ma Yong Jian	Zhuji
1.1	2018-03-15	Remove others package	Ma Yong Jian	Ma Yong Jian	Zhuji
1.2	2018-06-28	Update some spec	Ma Yong Jian	Ma Yong Jian	Liuji
1.3	2018-11-06	Add QFN14 package	Ma Yong Jian	Ma Yong Jian	Liuji
1.4	2019-07-23	Update AC/DC table and package size Add Tape	Ma Yong Jian	Ma Yong Jian	Zhuji
1.5	2023-06-16	Update Form	Shi Bo	Shi liang jun	Liuji