# ET5014 - 4 Bit 100 Mbps Configurable Level Translator

### **General Description**

The ET5014 is a 4-bit bidirectional level translator in which the input and output ports are switched automatically without direction control. The data path of each channel can be either from I/O\_V<sub>L</sub>n to I/O\_V<sub>ccn</sub> or from I/O\_V<sub>ccn</sub> to I/O\_V<sub>L</sub>n. All of the I/O ports are designed to track two different power supply rails, V<sub>cc</sub> and V<sub>L</sub> respectively. Both of the supply voltage are configurable from 1.2V to 5.0V. The V<sub>cc</sub> and V<sub>L</sub> supplies are independent which allows a logic signal on the V<sub>L</sub> side to be translated to either a higher or a lower logic signal voltage on the V<sub>cc</sub> side, and vice-versa.

The ET5014 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. The enable pin(EN) is used to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both V<sub>CC</sub> and V<sub>L</sub>. The EN signal is referenced to the V<sub>L</sub> supply.

#### Features

- Wide V<sub>CC</sub>, V<sub>L</sub> Operating Range: 1.2V to 5.0V
- V<sub>L</sub> and V<sub>CC</sub> are Independent
- V<sub>L</sub> may be Greater than, Equal to, or Less than V<sub>CC</sub>
- High 100 pF Capacitive Drive Capability
- High-Speed with 120 Mbps Guaranteed Date Rate for V<sub>CC</sub>, V<sub>L</sub> > 2.3V
- Low Bit-to-Bit Skew
- Over-voltage Tolerant Enable and I/O Pins
- Non-preferential Power Up Sequencing
- Power-Off Protection
- Small Packaging: QFN12 or QFN14
- These are Pb-Free Devices

#### Application

- Mobile Phones, PDAs
- Other Portable Devices


#### **Device Information**

Part No.	Part No. Package	
ET5014	QFN12	1.7mm x 2.0mm x 0.5mm
ET5014Y	QFN14	3.5mm x 3.5mm x 0.75mm

1

# ET5014


# **Pin Configuration**



## **Pin Function**

Pin N	Pin Number		Description
QFN12 (ET5014)	QFN14 (ET5014Y)	Pin Name	Description
11	13	Vcc	V <sub>cc</sub> Input Voltage
1	14	VL	V∟ Input Voltage
6	6	GND	Ground
12	7	EN	Output Enable
7~10	9~12	I/O V <sub>cc</sub> n	I/O Port, Referenced to Vcc
2~5	1~4	I/O V∟n	I/O Port, Referenced to V∟

## Block Diagram



## **Function Description**

The ET5014 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O  $V_L$  to the I/O  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the I/O  $V_{CC}$  to I/O  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The ET5014 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

Auto-sense translators such as the ET5014 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

The ET5014 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O V<sub>cc</sub> and I/O VL pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Over-Voltage Tolerant (OVT) protection.

The ET5014 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

The values of the V<sub>L</sub> and V<sub>CC</sub> supplies can be set to anywhere between 1.1V and 5.0V. Design flexibility is maximized because V<sub>L</sub> may be either greater than or less than the V<sub>CC</sub> supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the V<sub>L</sub> supply must be equal to less than (V<sub>CC</sub> –0.4) V.

The sequencing of the power supplies will not damage the device during power–up operation. In addition, the I/O V<sub>CC</sub> and I/O V<sub>L</sub> pins are in the high impedance state if either supply voltage is equal to 0V. For optimal performance, 0.01uF to 0.1uF decoupling capacitors should be used on the V<sub>L</sub> and V<sub>CC</sub> power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.


The ET5014 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off ( $V_L$  or  $V_{CC} = 0V$ ). This feature causes all of the I/O pins to be in the power saving high impedance state.

#### About Pull-Up/Pull-Down Resistors

Do not use any pull-up or pull-down resistors. This device has bus-hold circuits: pull-up or pull-down resistors are not recommended because they interfere with the output state. The current through these resistors may exceed the hold drive's bus-hold current (see figure below), resulting in data transition and/or auto-direction sensing failures. The bus-hold feature eliminates the need for extra resistors.

#### **Input Driver Requirements**

For correct operation, the device driving the data I/Os of the ET5014 must have a minimum drive capability of  $\pm 5$  mA (see figure below) for a plot of typical input current versus input voltage.



Symbol	Parameter	Condition	Value	Unit
Vcc	High-side DC Supply Voltage		-0.5 to +5.5	V
VL	Low-side DC Supply Voltage		-0.5 to +5.5	V
I/O Vcc	Vcc-Referenced DC Input/Output Voltage		-0.5 to +5.5	V
I/O VL	VL-Referenced DC Input/Output Voltage		-0.5 to +5.5	V
Vı	Enable Control Pin DC Input Voltage		-0.5 to +5.5	V
I <sub>IК</sub>	DC Input Diode Current	VI < GND	-50	mA
loк	DC Output Diode Current	$V_{O}$ < GND	-50	mA
lcc	DC Supply Current Through Vcc		±100	mA
١L	DC Supply Current Through V∟		±100	mA
Ignd	DC Ground Current Through Ground Pin		±100	mA
Тјмах	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature		−65 to +150	°C

## **Absolute Maximum Ratings**

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

### **Recommended Operating Conditions**

Symbol	Parar	Min	Мах	Unit	
Vcc	High-side Positive	DC Supply Voltage	1.2	5.0	V
VL	Low-side Positive	DC Supply Voltage	1.2	5.0	V
VI	Enable Contro	GND	5.0	V	
V		I/O V <sub>CC</sub>	GND	5.0	V
V <sub>IO</sub>	Bus Input/Output Voltage I/O VL		GND	5.0	v
TA	Operating Temp	-40	+85	°C	
∆t/∆V	Input Transitio Vı, V <sub>IO</sub> from 30% to 70% c	0	10	ns	

## **DC Electrical Characteristics**

Cumhal	Deverseter	Test	V (2)	VL <sup>(3)</sup>	<b>-40 to +85</b> °C			−55 to	11	
Symbol	Parameter	Conditions <sup>(1)</sup>	Vcc <sup>(2)</sup>	VL(S)	Min	Typ <sup>(4)</sup>	Max	Min	Max	Unit
	I/O Input		1.2-5.0	1.2-5.0	0.8*Vs	-	-	0.8*Vs	-	
VIH	High Voltage		1.5-5.0	1.5-5.0	2/3*Vs	-	-	2/3*Vs	-	V
N/	I/O Input		1.2-5.0	1.2-5.0	-	-	0.2* Vs	-	0.2*Vs	V
VIL	Low Voltage		1.5-5.0	1.5-5.0	-	-	1/3*Vs	-	1/3*Vs	V
	EN Input	T	1.2-5.0	1.2-5.0	0.8*Vs			0.8*Vs		V
VIH-EN	High Voltage	T <sub>A</sub> =+25°C	1.5-5.0	1.5-5.0	2/3*Vs	-	-	2/3*Vs	-	V
V <sub>IL-EN</sub>	EN Input	T <sub>A</sub> =+25°C	1.2-5.0	1.2-5.0			0.2*Vs		0.2*Vs	V
VIL-EN	Low Voltage	T <sub>A</sub> =+25 C	1.5-5.0	1.5-5.0	-	-	1/3*Vs	-	1/3*Vs	v
Vон	I/O Output	I/O source	1250	1.2-5.0	0.0*\/-					V
VOH	High Voltage	current = 20uA	1.2-5.0	1.2-5.0	0.9*Vs	-	-		-	V
Max	I/O Output	I/O source	1050	1050			0.0		0.2	v
Vol	Low Voltage	current = 20uA	1.2-5.0	1.2-5.0	-	-	0.2	-	0.2	v
	Statia Supply	EN=V <sub>L</sub> ,I <sub>O</sub> =0 A,				-	1	-	2.5	
lq	Static Supply Current	I/O_ <sub>IN</sub> =0V or Vs,	1.2-5.0	1.2-5.0	-					uA
	Current	I/O_out= float								
	Tristate	T <sub>A</sub> =+25°C,								
ITS	Output Mode	EN=0 V,	1.2-5.0	1.2-5.0		- 0.5 -		1.5	uA	
IIS	Supply	I/O_IN=0 V or V <sub>S</sub> ,	1.2-5.0	1.2-5.0	-		0.5	-	1.5	uA
	Current	I/O_out = float								
	I/O Tristate									
loz	Output Mode	T <sub>A</sub> = +25°C,	1.2-5.0	1.2-5.0	_	_	±1		±1.5	uA
102	Leakage	EN = 0 V	1.2-3.0	1.2-3.0	-	-	Ξ1	-	±1.5	uA
	Current									
h	EN Pin Input	T <sub>A</sub> = +25°C	1.2-5.0	1.2-5.0	_	-	±1	-	±1	uA
"	Current	TA - 720 O		1.2-0.0	-	_	<u> </u>	_	<u> </u>	чл
	Power off	$I/O V_{CC} = 0$ to	0	0	-	-	1	-	1.5	
IOFF	Leakage	V <sub>CC</sub> ,	1.2-5.0	0	-	-	1	-	1.5	uA
	Current	$I/O V_L = 0$ to $V_L$	0	1.2-5.0	-	-	1	-	1.5	

( Note: VS is the corresponding supply for IO, i.e.  $V_{CC}$  for IO\_V\_cc and V\_L for IO\_V\_L )

#### Notes:

**1**. Normal test conditions are V<sub>I</sub> = 0 V,  $C_{IOVCC} \le 15 \text{ pF}$  and  $C_{IOVL} \le 15 \text{ pF}$ , unless otherwise specified.

**2**.  $V_{CC}$  is the supply voltage associated with the I/O  $V_{CC}$  port, and  $V_{CC}$  ranges from +1.2V to 5.0V under normal operating conditions.

**3**.  $V_L$  is the supply voltage associated with the I/O  $V_L$  port, and  $V_L$  ranges from +1.2V to 5.0V under normal operating conditions.

**4**. Typical values are for  $V_{CC}$  = +2.8V,  $V_L$  = +1.8V and  $T_A$  = +25°C. All units are production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design.

# **Timing Characteristics**

O	Damana	4	Test	Vcc <sup>(6)</sup>	N( (7)	-5	5 to +125	°C	11
Symbol	Parame	ter	Conditions <sup>(5)</sup>	VCC(C)	VL <sup>(7)</sup>	Min	Typ <sup>(8)</sup>	Max	Unit
Ŧ			0 -15-5	1.2-5.0	1.2-5.0			9.5	
T <sub>R</sub>	I/O Rise <sup>-</sup>	lime	C <sub>IO</sub> =15pF	1.8-5.0	1.8-5.0			7.5	ns
т			0 -15-5	1.2-5.0	1.2-5.0			9.5	
TF	I/O Fall T	Ime	C <sub>IO</sub> =15pF	1.8-5.0	1.8-5.0			7.5	ns
7	I/O Vcc On	e-Shot	(9)	1.8	1050		20		Ω
Zovcc	Output Impe	edance	(0)	5.0	1.2-5.0		6.0		Ω
7	I/O V∟One	-Shot	(9)	1050	1.8		20		0
Zovl	Output Impe	edance	(•)	1.2-5.0	5.0		6.0		Ω
			0 <b>=</b> 15 <b>p</b>	1.2-5.0	1.2-5.0			35	
			Clovcc=15pF	1.8-5.0	1.8-5.0			10	
	Descustion	Dalass	0 –20±E	1.2-5.0	1.2-5.0			35	
	Propagation		Clovcc=30pF	1.8-5.0	1.8-5.0			15	
t <sub>PD</sub>	(Driving		0 50-5	1.2-5.0	1.2-5.0			37	ns
	V <sub>CC</sub> or I/C	) VL)	Clovcc=50pF	1.8-5.0	1.8-5.0			15	1
			0 100 5		1.2-5.0			53	-
			C <sub>IOVCC</sub> =100pF	1.8-5.0	1.8-5.0			24	
t <sub>sk</sub>	Channel-to -Channel Skew		C <sub>IOVCC</sub> =15pF C <sub>IOVL</sub> = 15pF <sup>(9)</sup>	1.2-5.0	1.2-5.0			0.15	ns
lin_peak	Input Driver Maximum Peak Current		$EN = V_L; I/O_V_{CC} = 1MHz$ Square Wave,Amplitude =V <sub>CC</sub> , or I/O_V <sub>L</sub> = 1MHz Square Wave, Amplitude = V <sub>L</sub> <sup>(9)</sup>	1.2-5.0	1.2-5.0			5.0	mA
	I/O Output	t <sub>РZH</sub>	$C_{IO}$ = 15pF, I/O_V <sub>L</sub> = V <sub>L</sub>	1.2-5.0	1.2-5.0			180	
t <sub>EN</sub>	Enable Time	t <sub>PZL</sub>	$C_{IO}$ =15pF, I/O_V <sub>L</sub> = 0V	1.2-5.0	1.2-5.0			170	ns
	I/O Output	<b>t</b> PHZ	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = V <sub>L</sub>	1.2-5.0	1.2-5.0			210	
t <sub>DIS</sub>	Disable Time	t <sub>PLZ</sub>	C <sub>IO</sub> = 15pF, I/O_V <sub>L</sub> = 0V	1.2-5.0	1.2-5.0			175	ns
				1.2-5.0	1.2-5.0	16			
			C <sub>IO</sub> =15pF	1.5-5.0	1.5-5.0	60			
				2.3-5.0	2.3-5.0	140			
				1.2-5.0	1.2-5.0	16			1
MDR	Maximu		C <sub>IO</sub> =30pF	1.5-5.0	1.5-5.0	60			Mbp
	Data Ra	ate		2.3-5.0	2.3-5.0	120			s
				1.2-5.0	1.2-5.0	16			
			Cı⊙=50pF	1.5-5.0	1.5-5.0	60			
				2.3-5.0	2.3-5.0	100			

		1.2-5.0	1.2-5.0	16		
	C <sub>IO</sub> =100pF	1.5-5.0	1.5-5.0	40		
		2.3-5.0	2.3-5.0	60		

#### Notes:

**5**. Normal test conditions are  $V_1 = 0V$ ,  $C_{10VCC} \le 15pF$  and  $C_{10VL} \le 15pF$ , unless otherwise specified.


**6**.  $V_{CC}$  is the supply voltage associated with the I/O  $V_{CC}$  port, and  $V_{CC}$  ranges from +1.2V to 5.0V under normal operating conditions.


**7**.  $V_L$  is the supply voltage associated with the I/O  $V_L$  port, and  $V_L$  ranges from +1.2V to 5.0V under normal operating conditions.

**8**. Typical values are for  $V_{CC}$  = 2.8V,  $V_L$  = 1.8V and  $T_A$  = +25°C. All units are production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design.


**9.** Guaranteed by design.

## **Test Circuit and Timing**






# ET5014




**Typical Application Circuits** 



\*: This electric circuit only supplies for reference.


## Package Dimension

#### QFN12




# ET5014






7.1	0	0.02	0.00	01	1:0 800		
A2		0.55		D1	1.9	2	2.1
A3		0.203 REF		E1	1.9	2	2.1
b	0.2	0.25	0.3	L	0.3	0.4	0.5
D		3.5 BSC		К	0.325 REF		
Е		3.5 BSC					

# Tape Information (QFN12)



## Marking



Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2017-05-24	Original Version	Ma Yong Jian	Ma Yong Jian	Zhujl
1.1	2018-03-15	Remove others package	emove others package Ma Yong Jian Ma Yong J		Zhujl
1.2	2018-06-28	Update some spec	Ma Yong Jian	Ma Yong Jian	Liujy
1.3	2018-11-06	Add QFN14 package	Ma Yong Jian	Ma Yong Jian	Liujy
1.4	2019-07-23	Update AC/DC table and package size Add Tape	Ma Yong Jian	Ma Yong Jian	Zhujl
1.5	2023-06-16	Update Form	Shi Bo	Shi liang jun	Liujy

# **Revision History and Checking Table**