

# ET2102 - 2 Bit Level Translator for I<sup>2</sup>C Applications

#### **General Description**

The ET2102 is a high-performance configurable dual-voltage-supply translator for bi-directional voltage translation over a wide range of input and output voltages levels. The ET2102 also works in a push-pull environment.

It is intended for use as a voltage translator between  $I^2C$  bus compliant masters and slaves. Internal  $10K\Omega$  pull-up resistors are provided.

The device is designed so the A port tracks the  $V_{CCA}$  level and the B port tracks the  $V_{CCB}$  level. This allows for bi-directional A/B port voltage translation between any two levels from 1.65V to 5.5V.  $V_{CCA}$  can equal  $V_{CCB}$  from 1.65V to 5.5V. Either  $V_{CC}$  can be powered-up first. Internal power-down control circuits place the device in 3-state if either  $V_{CC}$  is removed.

The two ports of the device have automatic direction-sense capability. Either port may sense an input signal and transfer it as an output signal to the other port.

#### Features

- Bi-Directional interface between any two levels from 1.65V to 5.5V
- No direction control needed
- Internal 10K pull-up resistors
- System GPIO resources not required when OE tied to V<sub>CCA</sub>
- I<sup>2</sup>C-Bus isolation
- A/B port V<sub>OL</sub> = 175mV (Typical), V<sub>IL</sub> = 150mV@I<sub>OL</sub> = 6mA
- Open-drain inputs / outputs
- Works in push pull environment
- Accommodates standard-mode and fast-mode I<sup>2</sup>C-bus devices
- Supports I<sup>2</sup>C clock stretching & multi-master
- Fully configurable: inputs and outputs track Vcc
- Non-Preferential Power-Up; either V<sub>CC</sub> can power-up first
- Outputs switch to 3-State if either V<sub>CC</sub> is at GND
- Tolerant output enable up to 5V
- ESD Protection Exceeds:
  - B Port: ±8kV HBM ESD (vs. GND & vs. V<sub>CCB</sub>)
  - All Pins: ±4kV HBM ESD (per JESD22-A114)
  - All Pins: ±2kV CDM ESD (per JESD22-C101)

# **Device Information**

Part No.	Package
ET2102	QFN8 (1.2mm ×1.4mm)
ET2102S	SOT23-8
ET2102Y1	DFN8 (1.35mm ×1.7mm)
ET2102Y2	DFN8 (1.4mm ×1.0mm)

# **Pin Configuration**



# **Pin Function**

Pin	No.	Symbol	Description			
QFN8/DFN8	SOT23-8	Symbol	Description			
1	8	VCCA	A-Side Power Supply			
2,3	7,6	A0,A1	A-Side Inputs or 3-State Outputs			
4	5	GND	Ground			
5	4	OE	Output Enable port, Input			
6,7	3,2	B1,B0	B-Side Inputs or 3-State Outputs			
8	1	VCCB	B-Side Power Supply			

# **Truth Table**

Control OE <sup>(1)</sup>	Outputs				
Low Logic Level	3-State				
High Logic Level	Normal Operation				

**Note1**: If the OE pin is driven LOW, the ET2102 is disabled and the A0, A1, B0, and B1 pins (including dynamic drivers) are forced into 3-state and all four  $10K\Omega$  internal pull-up resisters are decoupled from their respective V<sub>CC</sub>.

# **Block Diagram**



# **Functional Description**

#### Power-Up / Power-Down Sequencing

ET2102 is a bi-directional level shift. So translators offer an advantage in that either V<sub>CC</sub> may be powered up first. This benefit derives from the chip design. When either V<sub>CC</sub> is at 0V, outputs are in a high-impedance state. The control input  $(OE)^{(2)}$  is designed to track the V<sub>CCA</sub> supply. A pull-down resistor tying OE to GND should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up/-down. The size of the pull-down resistor is based upon the current-sinking capability of the device driving the OE pin. We recommended the power-up and power-down as below:

#### The recommended power-up sequence is:

- 1. Apply power to the first Vcc.
- 2. Apply power to the second  $V_{\mbox{\scriptsize CC}}.$
- 3. Drive the OE input HIGH to enable the device.

#### The recommended power-down sequence is:

- 1. Drive OE input LOW to disable the device.
- 2. Remove power from either  $V_{CC}$ .
- 3. Remove power from the other  $V_{\mbox{\scriptsize CC}}.$

**Note2**: Alternatively, the OE pin can be hardwired to  $V_{CCA}$  to save GPIO pins. If OE is hardwired to  $V_{CCA}$ , either  $V_{CC}$  can be powered up or down first.

# **Application Circuits**



Note\*: This electric circuit only supplies for reference.

# **Application Information**

ET2102 has open-drain I/Os and includes a total of four 10K internal pull-up resistors (R<sub>PU</sub>) on each of the four data I/O pins, as shown in Figure 2. If a pair of data I/O pins (An/Bn) is not used, both pins should disconnected, eliminating unwanted current flow through the internal R<sub>PU</sub>s. External R<sub>PU</sub>s can be added to the I/Os to reduce the total R<sub>PU</sub> value, depending on the total bus capacitance.

The designer is free to lower the total pull-up resistor value to meet the maximum I<sup>2</sup>C edge rate per the I<sup>2</sup>C specification<sup>(3)</sup>. For example, according to the I<sup>2</sup>C specification, the maximum edge rate (30% - 70%) during Fast Mode (400kbit/s) is 300ns. If the bus capacitance is approaching the maximum 400pF, a lower total R<sub>PU</sub> value helps keep the rise time below 300ns (Fast Mode). Likewise, the I<sup>2</sup>C specification also specifies a minimum Serial Clock Line High Time of 600ns during Fast Mode (400KHz). Lowering the total R<sub>PU</sub> also helps increase the SCL High Time. If the bus capacitance approaches 400pF, it may make sense to use the ET2102, which does not contain internal R<sub>PU</sub>. Then calculate the ideal external R<sub>PU</sub> value.

*Note3*: Section 7.1 of the I<sup>2</sup>C specification provides an excellent guideline for pull-up resistor sizing.

# Theory of Operation

ET2102 is designed for high-performance level shifting and buffer / repeating in an I<sup>2</sup>C application. Figure 1 shows that each bi-directional channel contains two series-N-gates and two dynamic drivers. This hybrid architecture is highly beneficial in an I<sup>2</sup>C application where auto-direction is a necessity.

For example, during the following three  $I^2C$  protocol events:

- -Clock Stretching
- -Slave's ACK Bit (9th bit = 0) following a Master's Write Bit (8th bit = 0)
- -Clock Synchronization and Multi-Master Arbitration

The bus direction needs to change from master-to-slave to slave-to-master without the occurrence of an edge. If there is an I<sup>2</sup>C translator between the master and slave in these examples, the I<sup>2</sup>C translator must change direction when both A and B ports are LOW. The N-gates can accomplish this task very efficiently because, when both A and B ports are LOW, the N-gates act as a low-resistive short between the A and B ports.

Due to I<sup>2</sup>C's open-drain topology, I<sup>2</sup>C masters and slaves are not push/pull drivers. Logic LOWs are "pulled down" (I<sub>SINK</sub>), while logic HIGHs are "let go" (3-state). For example, when the master lets go of SCL (SCL always comes from the master), the rise time of SCL is largely determined by the RC time constant, where R =  $R_{PU}$  and C = the bus capacitance.

If the ET2102 is attached to the master [on the A port] and there is a slave on the B port, the N-gates act as a low-resistive short between both ports until either of the port's  $V_{CC}/2$  thresholds are reached. After the RC time constant has reached the  $V_{CC}/2$  threshold of either port, the port's edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.

If both the A and B ports of the translator are HIGH, a high-impedance path exists between the A and B ports

Because both the N-gates are turned off. If a master or slave device decides to pull SCL or SDA LOW, that device's driver pulls down ( $I_{SINK}$ ) SCL or SDA until the edge reaches the A or B port V<sub>CC</sub>/2 threshold. When either the A or B port threshold is reached, the port's edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.

#### VOL vs IOL

The I<sup>2</sup>C specification mandates a maximum V<sub>IL</sub> (IOL of 3mA) of V<sub>CC</sub> × 0.3 and a maximum V<sub>OL</sub> of 0.4V. If there is a master on the A port of an I<sup>2</sup>C translator with a V<sub>CC</sub> of 1.65V and a slave on the I<sup>2</sup>C translator B port with a V<sub>CC</sub> of 3.3V, the maximum V<sub>IL</sub> of the master is (1.65V × 0.3) 495mV. The slave could legally transmit a valid logic LOW of 0.4V to the master.

If the I<sup>2</sup>C translator's channel resistance is too high, the voltage drop across the translator could present a  $V_{IL}$  to the master greater than 495mV. To complicate matters, the I<sup>2</sup>C specification states that 6mA of I<sub>0L</sub> is recommended for bus capacitance approaching 400pF. More I<sub>0L</sub> increases the voltage drop across the I<sup>2</sup>C translator. The I<sup>2</sup>C application benefits when I<sup>2</sup>C translators exhibit low V<sub>0L</sub> performance.

5

#### I<sup>2</sup>C Bus Isolation

The ET2102 supports I<sup>2</sup>C-Bus isolation for the following conditions:

- -Bus isolation if bus clear
- -Bus isolation if either VCC goes to ground

#### Bus Clear

Because the I<sup>2</sup>C specification defines the minimum SCL frequency of DC, the SCL signal can be held LOW forever; however. This condition shuts down the I<sup>2</sup>C bus. The I<sup>2</sup>C specification refers to this condition as "Bus Clear."

In Figure 3; if slave #2 holds down SCL forever, the master and slave #1 are not able to communicate because the ET2102 passes the SCL stuck-LOW condition from slave #2 to slave #1 and as the master. However, if the OE pin is pulled LOW (disabled), both ports (A and B) are 3-stated. This results in the ET2102 isolating slave #2 from the master and slave #1, allowing full communication between the master and slave #1.

#### VCC to GND

If slave #2 is a camera that is suddenly removed from the I<sup>2</sup>C bus, resulting in V<sub>CCB</sub> transitioning from a valid V<sub>CC</sub> (1.65V~5.5V) to 0V; the ET2102 automatically forces SCL and SDA on both its A and B ports into 3-state. Once VCCB has reached 0V, full I<sup>2</sup>C communication between the master and slave #1 remains undisturbed.



### Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol		Parameter	Min	Мах	Unit
Vcca,Vccb	5	Supply Voltage	-0.5	7.0	
		A Port	-0.5	7.0	v
VIN	DC Input Voltage	B Port	-0.5	7.0	v
		Control Input (OE)	-0.5	7.0	
		An Outputs 3-State	-0.5	7.0	
Vo	Output Voltage <sup>(4)</sup>	Bn Outputs 3-State	-0.5	7.0	v
VO	Output voltage	An Outputs Active	-0.5	V <sub>CCA</sub> +0.5V	v
		Bn Outputs Active	-0.5	V <sub>CCB</sub> +0.5V	
l	DC Input At V <sub>IN</sub> < 0V			-50	
I <sub>IK</sub>	Diode Current	$At V_{N} < 0V$		-50	
L	DC Output	At V <sub>O</sub> < 0V		-50	mA
Іок	Diode Current	At Vo > Vcc		+50	ma
Iон / Io∟	DC Outp	ut Source/Sink Current	-50	+50	
lcc	DC VCC or Gr	ound Current per Supply Pin		±100	
Po	Power Dissipation	At 400KHz		0.129	W
Tstg	Storage	e Temperature Range	-65	+150	°C
TJ	Jun	ction temperature	-40	+150	°C
		Human Body Model,		±8	
		B-Port Pins		IO	
ESD	Electrostatic	Human Body Model, All Pins		+4	kV
ESD	Discharge Capability	(JESD22-A114)		±4	ĸv
	Capability	Charged Device Mode,		±2	
		JESD22-C101		ΞZ	

**Note4**:  $I_0$  absolute maximum rating must be observed.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. We does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Pai	rameter	Min	Max	Unit
Vcca,Vccb	Power Su	pply Operating	1.65	5.5	V
	V <sub>IN</sub> Input Voltage <sup>(5)</sup>	A-Port	0	5.5	
Vin		B-Port	0	5.5	V
		Control Input (OE)	0	Vcca	
		QFN8		302	
θ <sub>JA</sub>	Thermal Resistance	SOT23-8		320	°C/W
		DFN8		300	
TA	Free Air Oper	ating Temperature	-40	+85	°C

*Note5*: All unused inputs and I/O pins must be held at  $V_{CCI}$  or GND.  $V_{CCI}$  is the  $V_{CC}$  associated with the input side.

# DC Electrical Characteristics<sup>(6)</sup>

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C.$ 

Symbol	Parameter		Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Тур	Мах	Unit
	High Level Input	Data Inputs An		1.65~5.5	1.65~5.5	V <sub>CCA</sub> -0.4			V
Viha	Villa Voltage A		ntrol Input OE	1.65~5.5	1.65~5.5	0.7x V <sub>CCA</sub>			V
VIHB	High Level Input Voltage B	D	ata Inputs Bn	1.65~5.5	1.65~5.5	V <sub>ссв</sub> -0.4			V
		D	ata Inputs An	1.65~5.5	1.65~5.5			0.4	
Vila	Low Level Input Voltage A	Co	ntrol Input OE	1.65~5.5	1.65~5.5			0.3x V <sub>CCA</sub>	V
VILB	Low Level Input Voltage B	D	ata Inputs Bn	1.65~5.5	1.65~5.5			0.4	V
Vol	Low Level Output Voltage		V <sub>IL</sub> = 0.15V I <sub>OL</sub> = 6mA	1.65~5.5	1.65~5.5			0.4	V
۱L	Input Leakage Current		ntrol Input OE, = V <sub>CCA</sub> or GND	1.65~5.5	1.65~5.5			±1.0	uA
IOFF	Power-Off	An	$V_{IN}$ or $V_0=0V$ to 5.5V	0	5.5			±2.0	uA
IOFF	Leakage Current	Bn	$V_{IN}$ or $V_0=0V$ to 5.5V	5.5	0			±2.0	uA

# DC Electrical Characteristics (Continued)<sup>(6)</sup>

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .

Symbol	Parameter		Conditions	V <sub>CCA</sub> (V)	V <sub>CCB</sub> (V)	Min	Тур	Max	Unit
loz	3-State Output Leakage <sup>(7)</sup>	An Bn	V₀=0V to 5.5V OE=V <sub>IL</sub>	5.5	5.5			±2.0	uA
	3-State Output		V <sub>0</sub> =0V to 5.5V, OE=Don't care	5.5	0			±2.0	
Leakage (7)	Bn	V <sub>0</sub> =0V to 5.5V, OE=Don't care	0	5.5			±2.0	uA	
I <sub>CCA/B</sub>	Quiescent Supply Current <sup>(8,9)</sup>	V <sub>IN</sub> =V <sub>CCI</sub> or Floating, I <sub>O</sub> = 0		1.65~5.5	1.65~5.5			5.0	uA
lccz	Quiescent Supply Current <sup>(8)</sup>	$V_{IN} = V_{CCI} \text{ or GND},$ $I_0 = 0, OE = V_{IL}$		1.65~5.5	1.65~5.5			5.0	uA
	Quiescent Supply	VIN	= 5.5V or GND,	0	1.65~5.5			-2.0	
ICCA	Quiescent Supply Current <sup>(7)</sup>	Io=0	,OE=Don't Care, Bn to An	1.65~5.5	0			2.0	uA
	Quiescent Supply		= 5.5V or GND,	1.65~5.5	0			-2.0	
Іссв	Current <sup>(7)</sup>		= 0,OE = Don't Care, An to Bn	0	1.65~5.5			2.0	uA
Rpu	Resistor Pull-up Value	VCC	A & VCCB Sides	1.65~5.5	1.65~5.5		10		kΩ

#### Notes:

6. This table contains the output voltage for static conditions.

Dynamic drive specifications are given in dynamic output Electrical Characteristics.

- 7. "Don't Care" indicates any valid logic level.
- 8.  $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the input side.
- **9.** Reflects current per supply,  $V_{CCA}$  or  $V_{CCB}$ .

# **Dynamic Output Electrical Characteristics**

#### Output Rise / Fall Time<sup>(10)</sup>

Output load:  $C_L$  = 50pF,  $R_{PU}$  = NC, push / pull driver, and  $T_A$  = -40°C to +85°C.

		V <sub>cco</sub> <sup>(11)</sup>						
Symbol	Parameter	4.5 to 5.5V	3.0 to 3.6V	2.3 to 2.7V	1.65 to 1.95V	Unit		
		Тур.	Тур.	Тур.	Тур.			
talas	Output Rise Time:	3	4	5	7	ns		
trise	A Port, B Port <sup>(12)</sup>	5	4	5				
<b>t</b>	Output Fall Time:	1	1	1	1	no		
t <sub>FALL</sub>	A Port, B Port <sup>(13)</sup>			I		ns		

Notes:

**10**. Output rise and fall times guaranteed by design simulation and characterization; not production tested.

**11**.  $V_{\text{CCO}}$  is the  $V_{\text{CC}}$  associated with the output side.

12. See Figure 8.

13. See Figure 9.

### Maximum Data Rate<sup>(14)</sup>

Output load:  $C_L$  = 50pF,  $R_{PU}$  = NC, push / pull driver, and  $T_A$  = -40°C to +85°C.

V <sub>CCA</sub>	Direction	4.5V to 5.5V	3.0V to 3.6V	2.3V to 2.7V	1.65V to 1.95V	Unit		
			Min.					
4 E V to E E V	A to B	28	23	22	22	MLI-		
4.5V to 5.5V	B to A	28	26	18	10	MHz		
2.01/10.2.61/	A to B	26	23	19	11	MHz		
3.0V to 3.6V	B to A	23	23	13	10	IVITZ		
2.2 ( to $2.7$ (	A to B	18	13	13	9	MLI-		
2.3V to 2.7V	B to A	22	19	13	9	MHz		
1.65V to	A to B	10	10	9	8	MHz		
1.95V	B to A	22	11	9	8			

#### **Open-Drain Date Rate**

V <sub>CCA</sub>	Direction	V <sub>CCB</sub>	Test condition	Date Rate	Unit
1.9.5.5\/	A to B	1.8~5.5V	I/O port parallel 1K resistance	1	Mbps
1.8~5.5V	B to A	1.0~0.0V	to power supply	1	Mbps

### AC Characteristics<sup>(15)</sup>

Output Load:  $C_L$  = 50pF,  $R_{PU}$  = NC, push / pull driver, and  $T_A$  = -40°C to +85°C.

					Vo	СВ				
Symbol	Parameter	4.5V t	o 5.5V	3.0V t	o 3.6V	2.3V t	o 2.7V	1.65V t	o 1.95V	Unit
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	
V <sub>CCA</sub> =4.5	V to 5.5V									
4	A to B	1	3	1	3	1	3	1	3	
t <sub>PLH</sub>	B to A	1	3	2	4	3	5	4	7	ns
4	A to B	2	4	3	5	4	6	5	7	
<b>t</b> PHL	B to A	2	4	2	5	2	6	5	7	ns
4	OE to A	4	5	6	10	5	9	7	15	
t <sub>PZL</sub>	OE to B	3	5	4	7	5	8	10	15	ns
4	OE to A	65	100	65	105	65	105	65	105	
<b>t</b> PLZ	OE to B	5	9	6	10	7	12	9	16	ns
V <sub>CCA</sub> =3.0	V to 3.6V		•							
4	A to B	2.0	5.0	1.5	3.0	1.5	3.0	1.5	3.0	ne
<b>t</b> PLH	B to A	1.5	3.0	1.5	4.0	2.0	6.0	3.0	9.0	ns
	A to B	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	- ns
<b>t</b> PHL	B to A	2.0	4.0	2.0	4.0	2.0	5.0	3.0	5.0	
	OE to A	4.0	8.0	5.0	9.0	6.0	11.0	7.0	15.0	nc
t <sub>PZL</sub>	OE to B	4.0	8.0	6.0	9.0	8.0	11.0	10.0	14.0	ns
	OE to A	100	115	100	115	100	115	100	115	
t <sub>PLZ</sub>	OE to B	5	10	4	8	5	10	9	15	ns
tskew	A Port,B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns
V <sub>CCA</sub> =2.3	V to 2.7V		1	1	1	1	1		1	
	A to B	2.5	5.0	2.5	5.0	2.0	4.0	1.0	3.0	
<b>t</b> PLH	B to A	1.5	3.0	2.0	4.0	3.0	6.0	5.0	10.0	ns
	A to B	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	
<b>t</b> PHL	B to A	2.0	5.0	2.0	5.0	2.0	5.0	3.0	6.0	ns
	OE to A	5.0	10.0	5.0	10.0	6.0	12.0	9.0	18.0	
t <sub>PZL</sub>	OE to B	4.0	8.0	4.5	9.0	5.0	10.0	9.0	18.0	ns
	OE to A	100	115	100	115	100	115	100	115	
t <sub>PLZ</sub>	OE to B	65	110	62	110	65	115	12	25	ns
tskew	A Port,B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns

#### AC Characteristics(Continued)<sup>(15)</sup>

		V <sub>CCB</sub>								
Symbol	Parameter	4.5V t	4.5V to 5.5V		3.0V to 3.6V		2.3V to 2.7V		o 1.95V	Unit
		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	
V <sub>CCA</sub> =1.6	5V to 1.95V									
4	A to B	4	7	4	7	5	8	5	10	ns
t <sub>PLH</sub>	B to A	1.0	2.0	1.0	2.0	1.5	3.0	5.0	10.0	
t <sub>PHL</sub>	A to B	5	8	3	7	3	7	3	7	ns
	B to A	4	8	3	7	3	7	3	7	
4	OE to A	11	15	11	14	14	28	14	23	
t <sub>PZL</sub>	OE to B	6	14	6	14	6	14	9	16	ns
4	OE to A	75	115	75	115	75	115	75	115	
t <sub>PLZ</sub>	OE to B	75	115	75	115	75	115	75	115	ns
tskew	A Port, B Port <sup>(16)</sup>	0.5	1.5	0.5	1.0	0.5	1.0	0.5	1.0	ns

Output Load:  $C_L$  = 50pF,  $R_{PU}$  = NC, push / pull driver, and  $T_A$  = -40°C to +85°C.

Notes:

**14. 15.** AC characteristics are guaranteed by design and characterization.

16. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port (An or Bn) and switching with the same polarity (LOW to HIGH or HIGH to LOW) (see Figure 11). Skew is guaranteed; not production tested.

#### Capacitance

T<sub>A</sub> = +25°C.

Symbol	Parameter	Conditions	Тур	Unit
CIN	Input Capacitance Control Pin (OE)	$V_{CCA} = V_{CCB} = GND$	2.2	pF
Cı/o	Input/Output Capacitance, An, Bn	$V_{CCA} = V_{CCB} = 5.0V, OE = GND$	13	pF

### **AC Test Reference Circuit**



### **AC Test Reference Conditions**

#### Propagation Delay Test Conditions <sup>(17)</sup>

Test	Input Signal	Output Enable Control
tplh, tphl	Data Pulses	Vcca
t <sub>PZL</sub> (OE to An, Bn)	0V	LOW to HIGH Switch
t <sub>PLZ</sub> (OE to An, Bn)	0V	HIGH to LOW Switch

*Note17*: For  $t_{PZL}$  and  $t_{PLZ}$  testing, an external 2.2K pull-up resister to V<sub>CCO</sub> is required in order to force the I/O pins high while OE is Low because when OE is low, the internal 10K $\Omega$  RPUs are decoupled from their respective VCC'S.

#### **AC Load Conditions**

Vcco	CL	RL
1.8±0.15V	50pF	NC
2.5±0.2V	50pF	NC
3.3±0.3V	50pF	NC
5.0±0.5V	50pF	NC

#### **Timing Diagrams**



#### Timing Diagrams (Continued)



**18.** Input  $t_R = t_F = 2.0$ ns, 10% to 90% at  $V_{IN} = 1.65$ V to 1.95V; Input  $t_R = t_F = 2.0$ ns, 10% to 90% at  $V_{IN} = 2.3$  to 2.7V; Input  $t_R = t_F = 2.5$ ns, 10% to 90%, at  $V_{IN} = 3.0$ V to 3.6V only; Input  $t_R = t_F = 2.5$ ns, 10% to 90%, at  $V_{IN} = 4.5$ V to 5.5 only.

**19**.  $V_{CCI} = V_{CCA}$  for control pin OE or  $V_{MIN} = (V_{CCA} / 2)$ .

# Package Dimension



# ET2102



# ET2102



# ET2102



SYMBOL	MIN	NOM	MAX
Α	0.34	0.37	0.40
A1	0.00	0.02	0.05
A3	0.10REF		
b	0.125	0.175	0.225
D	0.90	1.00	1.10
E	1.30	1.40	1.50
е	0.30 0.35		0.40
L	0.25	0.30	0.35
L1	0.35	0.40	0.45
М	0.10REF		

### Dimensions Table (Units: mm)

# Marking



# **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec	Package & Tape	
				Checking	Checking	
1.0	2016-08-29	Original Version	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	
1.1	2016-09-23	Updated Pin Configuration	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	
1.2	2016-11-08	Updated PIN1 shape	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	
1.3	2017-12-12	Updated package	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	
1.4	2019-09-03	Delete DFN8 package	Shi Liang Jun	Shi Liang Jun	Zhu Jun Li	
1.5	2020-05-09	Updated form	Shibo	Shibo	Shibo	
1.6	2023-4-17	Add DFN8(Y1) Package	Shibo	Shibo	Shibo	
1.7	2024-3-1	Add Marking	Shibo	Shibo	Liujy	
1.8	2024-4-8	Add DFN8(Y2) Package	Wanganran	Shibo	Liujy	