

10MHz, RRIO, CMOS Operational Amplifier for Cost-Sensitive Systems

General Description

ETQ85602 is a dual low-voltage (1.8 V to 5.5 V) operational amplifier (op amp) with rail-to-rail input- and output- swing capabilities. The device is highly cost-effective solutions for applications where low-voltage operation, a small footprint, and high capacitive load drive are required. Although the capacitive load drive of the ETQ85602 is 100 pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. The op amp is designed specifically for low-voltage operation (1.8 V to 5.5 V).

ETQ85602 is specified for the extended industrial/automotive temperature range (-40°C to +125°C). It is available in a SOP8 package.

Features

- Rail-to-rail input and output
- Low input offset voltage: ±0.3 mV
- Unity-gain bandwidth: 10 MHz
- Low broadband noise: 10 nV/√Hz
- Low input bias current: ±5 pA
- Low quiescent current: 550 μA
- Unity-gain stable
- Internal RFI and EMI filter
- Operational supply voltage range 1.8 V to 5.5V
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- Automotive AEC-Q100 Grade 1 Qualified
 - -- Extended temperature range of -40°C to +125°C
 - -- ESD HBM 2.5KV PASS
 - -- ESD CDM 1KV PASS


Applications

- Infotainment systems and instrument groups
- Passive safety
- Vehicle body electronic devices and lighting
- HEV/EV inverter and motor control
- On-board (OBC) and wireless chargers
- Power system current sensor
- Advanced Driver Assistance Systems (ADAS)
- Single power supply, low side, unidirectional current induction circuit

Device information

Part No. Package		MSL
ETQ85602M	SOP8	1

Pin Configuration



Pin Function

Pin Number	Symbol	Descriptions	
1,7	OUT	Output	
4	V-	Negative supply	
3,5	+IN	Non-inverting input	
2,6	-IN	Inverting input	
8	V+	Positive supply	

Functional Description

Operating Voltage

ETQ85602 operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications.

Rail-to-Rail Input

The input common-mode voltage range extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage.

Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the ETQ85602 delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are only stress ratings, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions are not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
Vs	Supply Voltage:(V+) - (V-)	0 to 6	V
Vic	Common-mode Input Voltage ⁽¹⁾	(V-)-0.5 to (V+)+0.5	V
V _{ID}	Differential Input Voltage ⁽¹⁾	(V+) - (V-)+0.2	V
I _{IN}	Signal input terminals Current ⁽¹⁾	-10 to +10	mA
Isc	Output short-circuit current ⁽²⁾	Continuous	
\/	ESD (Human Body Model) ⁽³⁾	±2500	V
V _{ESD}	ESD (Component Discharge Model) ⁽⁴⁾	±1000	V
Tstg	Storage Temperature Range	-65 to +150	°C
T _{J(MAX)}	Max Junction Temperature Range	+150	°C

Note1: Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

Note2: Short-circuit to ground, one amplifier per package.

Note3: HBM tested per AEC-Q100-002(EIA/JESD22-A114);

Note4: CDM tested per AEC-Q100-011(EIA/JESD22-C101);

Thermal Characteristics

Symbol	Package	Ratings	Value	Unit
R _{θJA}	SOP8	Thermal Characteristics,	157.6	°C/W
	5010	Thermal Resistance, Junction-to-Air	137.0	

Recommended Operating Conditions

Symbol	Parameter	Value	Unit
Vs	Supply Voltage: (V+) - (V-)	1.8(±0.9) ~ 5.5(±2.75)	V
TA	Operating Temperature Range	-40 ~ +125	°C

Electrical Characteristics

 V_S = (V+) – (V-) = 1.8 V to 5.5 V (±0.9 V to ±2.75 V), T_A = 25°C, R_L = 10 k Ω connected to $V_S/2$, and V_{CM} = V_{OUT} = $V_S/2$ (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OFFSET VOLTAGE						
Vos	luncit offeet valtage	V _S = 5 V ±0.3		±0.3	±2.5	
	Input offset voltage	V _S = 5 V, T _A = -40°C to 125°C			±3.5	- mV
۸\/ /۸T	Input offset voltage	V _S = 5 V, T _A = -40°C to 125°C		10.52		μV/°C
ΔV _{OS} /ΔT	vs temperature	Vs = 5 V, TA = -40 C to 125 C		±0.53		μν/ С
PSRR	Input offset voltage	V _S = 1.8 to 5.5 V, V _{CM} = (V-)		±7	±80	μV/V
FORK	vs power supply	VS = 1.8 to 3.5 V, VCM = (V-)		Ξ1	100	μν/ν
INPUT V	OLTAGE RANGE					
Vсм	Common-mode voltage range	Vs = 1.8 V to 5.5 V	(V-)-0.1		(V+)+0.1	V
		V _S = 5.5 V,				
		$(V-) - 0.1 V < V_{CM} < (V+) - 1.4 V$	70	103		
		$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$				
		V _S = 5.5 V,				
	Common-mode rejection ratio	VCM = -0.1 V to 5.6 V,	57	75		
CMRR		T _A = -40°C to 125°C				4D
CIVIRR		Vs = 1.8 V,				- dB
		(V-) - 0.1 V < VCM < (V+) - 1.4 V,		88		
		T _A = -40°C to 125°C				
		Vs = 1.8 V,				
		VCM = -0.1 V to 1.9 V,		70		
		T _A = -40°C to 125°C				
INPUT B	IAS CURRENT					
lΒ	Input bias current	Vs = 5 V		±5		pА
los	Input offset current			±5		pА
NOISE						
En	Input voltage noise	f = 0.1 Hz to 10 Hz, Vs = 5 V		4.77		μV _{PP}
- 11	(peak to peak)	_				H V PP
en	Input voltage	f = 1 kHz, V _S = 5 V		16		nV/√Hz
Oii	noise density	$f = 10 \text{ kHz}, \text{ V}_{\text{S}} = 5 \text{ V}$		10		1107 1112
i _n	Input current	$f = 1 \text{ kHz}, V_S = 5 \text{ V}$		23		fA/√Hz
	noise density ⁽⁵⁾	J . 14.12, V3 0 V				., 4 1112
INPUT C	APACITANCE	,			1	
C _{ID}	Differential ⁽⁵⁾		2			pF
Cıc	Common-mode ⁽⁵⁾			4		pF


Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OPEN-L	OOP GAIN					
		$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega$		100		٩D
		$(V-) + 0.04 V < V_0 < (V+) - 0.04 V$		100		dB
		$V_{S} = 5.5 \text{ V}, R_{L} = 10 \text{ k}\Omega$	104	120		
Λ	Open-loop	$(V-) + 0.1 V < V_0 < (V+) - 0.1 V$	104	130		
A_{OL}	voltage gain	$V_S = 1.8 \text{ V}, R_L = 2 \text{ k}\Omega$		100		
		$(V-) + 0.06 V < V_0 < (V+) - 0.06 V$		100		
		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$		130		dB
		(V-) + 0.15 V < V ₀ < (V+) - 0.15 V		130		uБ
FREQUE	NCY RESPONSE					
GBW	Gain-bandwidth product	V _S = 5 V, G =+1		10		MHz
φm	Phase margin	V _S = 5 V, G =+1		55		٥
SR	Slew rate	V _S = 5 V, G =+1		6		V/µs
		To 0.1%, Vs = 5 V, 2V step,		0.5		μs
t-	Sottling time(5)	G = +1, C _L = 100 pF				
t s	Settling time ⁽⁵⁾	To 0.01%, V _S = 5 V, 2V step,				
		G = +1, C _L = 100 pF				
tor	Overload	V _S = 5 V, V _{IN} × gain > V _S		0.2		II.C
LOR	recovery time	vs = 5 v, viin × gairi × vs	0.2			μs
THD+N	Total harmonic	$V_S = 5.5 \text{ V}, V_{CM} = 2.5 \text{ V},$		0.0008		%
1110.11	distortion + noise	$V_0 = 1 V_{RMS}, G = +1, f = 1 kHz,$				
OUTPUT	• 					
Vo	Voltage output swing	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$			20	mV
••	from supply rails	$V_{S} = 5.5 \text{ V}, R_{L} = 2 \text{ k}\Omega$			60	111 V
Isc	Short-circuit current	V _S = 5 V		±50		mA
Zo	Open-loop	$V_{\rm S} = 5 \text{V}, f = 10 \text{MHz}$		100		Ω
	output impedance ⁽⁵⁾	V				32
POWER	SUPPLY				, , , , , , , , , , , , , , , , , , , 	
Vs	Specified		1.8 (±0.9)		5.5 (±2.75)	V
• • •	voltage range		1.0 (20.0)		3.5 (22.70)	•
	Quiescent current	$I_0 = 0 \text{ mA}, V_S = 5.5 \text{ V}$		550	800	
lα	per amplifier	$I_{O} = 0 \text{ mA}, V_{S} = 5.5 \text{ V},$			850	μΑ
	per ampilier	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			550	


Note5: Guaranteed by design.

Typical Characteristics

 $V_S = 5.5 \text{ V}(\pm 2.75 \text{V}), V_{CM} = V_{OUT} = V_S/2, \text{ and } R_L = 10 \text{k}\Omega \text{ connected to } V_S/2, T_A = 25 ^{\circ}\text{C} \text{ (unless otherwise noted)}$



Typical Characteristics (Continued)



Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:


Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.

To reduce parasitic coupling, run the input traces as far away from the supply lines and digital signal as possible.Low-ESR, $0.1~\mu F$ ceramic bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single supply applications.

Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Package Dimension

SOP8



Revision History and Checking Table

Version	Date	Revision Item	Function & Spec		Revision Item Modifier Function & Spec Pa		Package & Tape
				Checking	Checking		
0.0	2023-04-21	Preliminary Version	Huyt	Wanggp	Liujy		
1.0	2023-08-31	Original Version	Huyt	Chenh	Liujy		
1.1	2023-9-27	Naming updates	Shibo	Wanggp	Liujy		
1.2	2023-10-19	ETQ version	Shibo	Wanggp	Liujy		
1.3	2025-03-25	Update Typical	Huyt	Huyt Tangyx	Liuiv		
		Characteristics			Liujy		