10MHz, RRIO, CMOS Operational Amplifier for Cost-Sensitive Systems

General Description

ET85602 is a dual low-voltage (1.8 V to 5.5 V) operational amplifier (op amp) with rail-to-rail input- and outputswing capabilities. The device is highly cost-effective solutions for applications where low-voltage operation, a small footprint, and high capacitive load drive are required. Although the capacitive load drive of the ET85602 is 100 pF, the resistive open-loop output impedance makes stabilizing with higher capacitive loads simpler. The op amp is designed specifically for low-voltage operation (1.8 V to 5.5 V).

ET85602 is specified for the extended industrial/automotive temperature range (-40°C to +125°C). It is available in SOP8 / MSOP8 / TSOT23-8 packages.

Features

- Rail-to-rail input and output
- Low input offset voltage: ±0.3 mV
- Unity-gain bandwidth: 10 MHz
- Low broadband noise: 10 nV/√Hz
- Low input bias current: ±1 pA
- Low quiescent current: 550 μA
- Unity-gain stable
- Internal RFI and EMI filter
- Operational supply voltage range 1.8 V to 5.5V
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- Extended temperature range: -40°C to 125°C


Applications

- Temperature sensors
- Smoke detectors
- Wearable devices
- Laptop computers
- Sensor signal conditioning
- Power modules
- Active filters
- Low-side current sensing

Device information

Part No.	Package	MSL
ET85602M	SOP8	3
ET85602U	MSOP8	3
ET85602E	TSOT23-8	3

Pin Configuration



Pin Function

Pin Number	Symbol	Descriptions	
1,7	OUT	Output	
4	V-	Negative supply	
3,5	+IN	Non-inverting input	
2,6	-IN	Inverting input	
8	V+	Positive supply	

Functional Description

Operating Voltage

ET85602 operates from 1.8 V to 5.5 V, is unity-gain stable, and is designed for a wide range of general-purpose applications.

Rail-to-Rail Input

The input common-mode voltage range extends 100 mV beyond the supply rails for the full supply voltage range of 1.8 V to 5.5 V. This performance is achieved with a complementary input stage.

Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the ET85602 delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k Ω , the output swings to within 15 mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are only stress ratings, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions are not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
Vs	Supply Voltage:(V+) - (V-)	0 to 6	V
V _{IC}	Common-mode Input Voltage ⁽¹⁾	(V-)-0.5 to (V+)+0.5	V
V _{ID}	Differential Input Voltage ⁽¹⁾	(V+) - (V-)+0.2	V
l _{iN}	Signal input terminals Current ⁽¹⁾ -10 to +10		mA
I _{SC}	Output short-circuit current ⁽²⁾	Continuous	
	ESD (Human Body Model)	±2500	V
V _{ESD}	ESD (Component Discharge Model)	±1000	V
T _{STG}	Storage Temperature Range	-65 to +150	
T _{J(MAX)}	Max Junction Temperature Range	+150	°C

Note1: Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

Note2: Short-circuit to ground, one amplifier per package.

Thermal Characteristics

Symbol	Package	Ratings	Value	Unit
	SOP8		157.6	°C/W
R _{0JA}	MSOP8	Thermal Characteristics, Thermal Resistance, Junction-to-Air	201.2	°C/W
	TSOT23-8		185	°C/W

Recommended Operating Conditions

Symbol	Parameter	Value	Unit
Vs	Supply Voltage: (V+) - (V-)	1.8(±0.9) ~ 5.5(±2.75)	V
TA	Operating Temperature Range	-40 ~ +125	°C

Electrical Characteristics

 $V_S = (V+) - (V-) = 1.8 V$ to 5.5 V (±0.9 V to ±2.75 V), $T_A = 25^{\circ}C$, $R_L = 10 k\Omega$ connected to $V_S/2$, and $V_{CM} = V_{OUT} = V_S/2$ (unless otherwise noted)


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit	
OFFSET	VOLTAGE						
	$V_{\rm S} = 5 V$			±0.3	±2		
Vos	Input offset voltage	$V_{\rm S}$ = 5 V, $T_{\rm A}$ = -40°C to 125°C			±2.5	- mV	
	Input offset voltage	V _S = 5 V, T _A = -40°C to 125°C		.0.50			
ΔVos /ΔT	vs temperature	V§ - 5 V, TA40 C to 125 C		±0.53		µV/°C	
PSRR	Input offset voltage	V _S = 1.8 to 5.5 V, V _{CM} = (V-)		±7	±80	μV/V	
FORIX	vs power supply	vs = 1.0 to 5.5 v, vcm = (v-)		1	100	μν/ν	
INPUT V	OLTAGE RANGE						
V _{CM}	Common-mode voltage range	$V_{\rm S}$ = 1.8 V to 5.5 V	(V-)-0.1		(V+)+0.1	V	
		V _S = 5.5 V,					
		(V-) - 0.1 V < V _{CM} < (V+) - 1.4 V,	70	103			
		T _A = -40°C to 125°C					
	Common-mode rejection ratio	V _S = 5.5 V,				1	
		VCM = -0.1 V to 5.6 V,	57	87			
CMRR		$T_A = -40$ °C to 125 °C				dD	
CIVIRR		V _S = 1.8 V,				dB	
		(V−) − 0.1 V < VCM < (V+) − 1.4 V,		88			
		T _A = -40°C to 125°C					
		V _S = 1.8 V,					
		VCM = -0.1 V to 1.9 V,		81			
		T _A = -40°C to 125°C					
INPUT B	IAS CURRENT						
I _B	Input bias current	V _S = 5 V		±1		pА	
los	Input offset current			±1		pА	
NOISE							
F	Input voltage noise	f = 0.1 Hz to 10 Hz, Vs = 5 V		4 77			
En	(peak to peak)	$J = 0.1$ Hz to 10 Hz, $v_{\rm S} = 5$ V		4.77		μV _{PP}	
	Input voltage	f = 1 kHz, Vs = 5 V		16		nV/√Hz	
en	noise density	f = 10 kHz, Vs = 5 V		10			
:	Input current	f = 1 kHz, Vs = 5 V		23		fA/√Hz	
İn	noise density ⁽³⁾	J = 1 KHZ, VS = 5 V		20			
INPUT C	APACITANCE						
CID	Differential ⁽³⁾			2		pF	
CIC	Common-mode ⁽³⁾			4		pF	


Electrical Characteristics (Continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
OPEN-L	OOP GAIN					
		$V_{\rm S}$ = 1.8 V, R _L = 10 kΩ (V-) + 0.04 V < V _O < (V+) - 0.04 V		100		dB
•	Open-loop	$V_{\rm S}$ = 5.5 V, R _L = 10 kΩ (V-) + 0.1 V < V _O < (V+) - 0.1 V	104	130		
A _{OL}	voltage gain	$V_{\rm S}$ = 1.8 V, R _L = 2 kΩ (V-) + 0.06 V < V ₀ < (V+) - 0.06 V		100		
		$V_{\rm S}$ = 5.5 V, R _L = 2 kΩ (V-) + 0.15 V < V _O < (V+) - 0.15 V		130		dB
FREQUE						
GBW	Gain-bandwidth product	V _S = 5 V, G =+1		10		MHz
φm	Phase margin	V _S = 5 V, G =+1		55		٥
SR	Slew rate	V _S = 5 V, G =+1		6		V/µs
	Settling time ⁽³⁾	To 0.1%, V _S = 5 V, 2V step,		0.5		μs
4		G = +1, C _L = 100 pF		0.5		
ts		To 0.01%, V _S = 5 V, 2V step,		1		
		G = +1, C∟ = 100 pF		1		
t _{OR}	Overload recovery time	Vs = 5 V, V _{IN} × gain > Vs		0.2		μs
TUD+N	Total harmonic	$V_{S} = 5.5 V$, $V_{CM} = 2.5 V$,	0.000	0.0008		%
THD+N	distortion + noise	$V_{O} = 1 V_{RMS}, G = +1, f = 1 \text{ kHz},$		0.0008		70
OUTPUT	-					
V	Voltage output swing	V_{S} = 5.5 V, R_{L} = 10 k Ω			20	
Vo	from supply rails	$V_{\rm S}$ = 5.5 V, R _L = 2 k Ω			60	mV
Isc	Short-circuit current	V _S = 5 V		±50		mA
Zo	Open-loop output impedance ⁽³⁾	Vs = 5 V, <i>f</i> = 10MHz		100		Ω
POWER	SUPPLY					
Vs	Specified voltage range		1.8 (±0.9)		5.5 (±2.75)	V
		I _O = 0 mA, V _S = 5.5 V		550	750	<u> </u>
lq	Quiescent current per amplifier	I _O = 0 mA, V _S = 5.5 V, T _A = -40°C to 125°C			800	μA

Note3: Guaranteed by design.

Typical Characteristics







Typical Characteristics (Continued)

Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:


Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.

To reduce parasitic coupling, run the input traces as far away from the supply lines and digital signal as possible.Low-ESR, 0.1 μ F ceramic bypass capacitors must be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single supply applications.

Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.


Package Dimension






ET85602

MSOP8



ET85602

TSOT23-8



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2023-04-21	Preliminary Version	Huyt	Wanggp	Liujy
1.0	2023-08-31	Original Version	Huyt	Chenh	Liujy
1.1	2023-9-27	Naming updates	Shibo	Wanggp	Liujy
1.2	2023-10-19	Add TSOT23-8	Shibo	Wanggp	Liujy
1.3	2025-03-28	Update Typical Characteristics	Huyt	Tangyx	Liujy
1.4	2025-04-11	Update MSL Grade	Huyt	Tangyx	Liujy