

USB Type-C Analog Audio Switch with Protection Function

General Description

ET7480M is a high performance USB Type-C port multimedia switch which supports analog audio headsets. ET7480M can pass USB2.0 signal, analog audio, sideband use wires and analog microphone signal through USB Type-C port. It also supports low resistance switch with as high as 20V high voltage protection function on SBU port and USB port on USB Type-C receptacle side.

Features

- Power Supply of VCC is from 2.7 V to 5.5 V
- USB High Speed (480Mbps) Switch
 - ➤ -3dB bandwidth up to 750MHz
 - Ron Typical is 3Ω
- Audio Switch
 - Negative Rail Capability is range of -3V~ +3V
 - > THD+N = -110dB (@1VRMS, f=20Hz~20 kHz, 32Ω RLOAD)
 - R_{ON} Typical is 1Ω
- High Voltage Protection
 - > 20 V DC Tolerance on Connector Side Pins
 - ➢ Over Voltage Protection : V_{TH} = 5 V (Typ)
- OMTP and CTIA Pin Out Support
- Compatible with the 1.2V signal communication
- Support Audio Sense Path
- Part No. and Package

Part NO.	Package	MSL
ET7480M	WLCSP25 (2.31mm × 2.34mm, ball pitch=0.4mm)	Level 1

Applications

- Mobile Phone, Tablet
- Notebook PC, Media Player

ET7480M

Pin Configuration



Pin Function

Pin No.		Name	Pin Function
1	A5	VCC	Power Supply (2.7 to 5.5 V)
2	B5	GND	Ground
3	D5	DP_R	USB/Audio Common Connector
4	D4	DN_L	USB/Audio Common Connector
5	E5	DP	USB2.0 Data (D+)
6	E4	DN	USB2.0 Data (D–)
7	C5	R	Audio – Right Channel
8	C4	L	Audio – Left Channel
9	A3	SBU1	Sideband Use Wire 1
10	A2	SBU2	Sideband Use Wire 2
11	C1	MIC	Microphone Signal
12	B2	AGND	Audio Signal Ground
13	B3	AGND	Audio Signal Ground
14	E2	SENSE	Audio Ground Reference Output
15	C3	INT	I ² C Interrupt Output, Active Low (open drain)
16	D2	CC_IN	Audio Accessory Attachment Detection Input
17	D1	GSBU1	Audio Sense Path 1 to Headset Jack GND
18	E1	GSBU2	Audio Sense Path 2 to Headset Jack GND
19	C2	DET	Push-pull Output. When CC_IN>1.5V, DET is Low;
19	62	DET	CC_IN<1.2V, DET is High
20	D3	SCL	I ² C Clock
21	E3	SDA	I ² C Data
22	B1	SBU2_H	Host Side Sideband Use Wire 2
23	A1	SBU1_H	Host Side Sideband Use Wire 1
24	A4	ENN	Chip Enable, Active, Internal Pull-down by 470k Ω
25	B4	ADDR	I ² C Slave Address Pin

ET7480M

Block Diagram



Functional Description

I²C Interface

The ET7480M includes a full I²C slave controller which fully complies with the I²C specification version 2.1 requirements. This block is designed for fast mode, 400 kHz signals.

Examples of an I²C write and read sequence are shown in below figures respectively.



Note: Single Byte read is initiated by Master with P immediately following first data byte.

Figure 1. I²C Write Example



Note: If Register is not specified Master will begin read from current register. In this case only sequence showing in Red bracket is needed.

from Master to Slave	S: start condition RD: read	d=1 NA: not Acknowledge
from Slave to Master	P:stop condition WR: write	te=0 A: Acknowledge(SDA=0)

Figure 2. I²C Read Example

Over-Voltage Protection

The over-voltage protection (OVP) on receptacle side pins will switch off the internal signal routing path if the input voltage exceeds the OVP threshold. When OVP is occurred, interrupt signal can be send by INT signal and FLAG data will provide information that which pin had OVP event.

Headset Detection

ET7480M integrates headset unplug detection function by detecting the CC_IN voltage. The function is always active when device is enabling.

	Device Disable	Device Enable
CC_IN < V _{TH_L} = 1.2 V	DET = 0	DET = 1
CC_IN > V _{TH_H} = 1.5 V	DET = 0	DET = 0

MIC Switch Auto-off Function

The function is active during control bit 0x12h bit[2] = 1.

When CC_IN is high (CC_IN > 1.5 V) and L/R/Audio ground switches are under on status, MIC switch will be off and receptacle side pin will be connected to ground for 50us first. Then it shows high-Z status under MIC switch is set to on status.

Audio Ground Detection and Configuration

The function is active when control bit 0x12h bit[0] = 1 and R, L AGND switches are set to be on status.

For type-C interface analog headset, the audio ground could be SBU1 pin or SBU2 pin. The function will provide autonomous detection and configuration to route MIC and audio ground signal accordingly.

During detection and configuration, the R, L, Sense, MIC and Audio ground switch will be off. After detection and configuration, R and L switches will turn on according to switch configuration and timing setting. MIC, Sense and Audio ground will turn on according to detection results and timing control setting.



Figure 3. Audio Ground Detection and Configuration

Resistance Detection

The function is active during control bit 0x12h bit[1] = 1.

It will monitor the resistance between receptacle side pins and ground. During resistance detection, the switch which is monitored will be off. The detection result will be saved in the resistance flag register.

The measurement could be from 1 k to 2.56 M which is controlled by internal register. The detection interval can be set at 100 ms, 1 s or 10 s by register 0x16h.



Figure 4. Resistance Detection

Manual Switch Control

The function is active during control bit 0x12h bit[4] = 1 and 0x04h = FF.

It will provide manual control for device. During this configuration, ADDR and INT pins will be set as logic control input.

Power	ENN	ADDR	INT	SENSE Switch	Headset Detection	USB Switch	Audio Switch	MIC/ Audio GND Switch	SBU by Pass Switch
OFF	х	Х	х	OFF	OFF	OFF	OFF	OFF	OFF
ON	Н	Х	Х	OFF	OFF	OFF	OFF	OFF	OFF
ON	L	0	0	OFF	OFF	DP_R to DP DN_L to DN	OFF	OFF	ON SBU1 to SBU1_H SBU2 to SBU2_H
ON	L	0	1	OFF	OFF	DP_R to DP DN_L to DN	OFF	OFF	ON SBU1 to SBU2_H SBU2 to SBU1_H
ON	L	1	0	GSBU2 to SENSE	ON	OFF	DP_R to R DN_L to L	SBU1 to MIC SBU2 to AGND	OFF
ON	L	1	1	GSBU1 to SENSE	ON	OFF	DP_R to R DN_L to L	SBU2 to MIC SBU1 to AGND	OFF

7

ET7480M

Register Information

Register Maps

Addr	Register Name	Туре	Reset Value	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
00H	Device ID	R	0x88	1	0	0	0	1	0	0	0
	OVP				Mask	Mask	Mask	Mask	Mask	Mask	Mask
01H	Interrupt	R/W	0x00	Reserved	OVP	DP_R	DN_L	SBU1	SBU2	GSBU1	GSBU2
	Mask				Interrupt	OVP	OVP	OVP	OVP	OVP	OVP
02H	OVP Interrupt Flag	R/C	0x00	Rese	erved	DP_R	DN_L	SBU1	SBU2	GSBU1	GSBU2
03H	OVP Status	R	0x00	Rese	erved	DP_R	DN_L	SBU1	SBU2	GSBU1	GSBU2
	Switch										
04H	Settings	R/W	0x98	Device	_	SBU2_H		_		MIC to	AGND to
	Enable			control	to SBUx	to SBUx	DN or L	DP or R	GSBUx	SBUx	SBUx
0511	Switch		0.10	Deserved	SBU1_H	SBU2_H	DN_L to	DP_R to	Sense to	MIC to	AGND to
05H	Select	R/W	0x18	Reserved	to SBUx	to SBUx	DN or L	DP or R	GSBUx	SBUx	SBUx
06H	Switch	R	0x05	Rese	nucl	Sonoo Swi	itab Statua		itch Status		tob Statua
	Status0	К	0x05	Rese	erveu	Sense Sw	iich Status		lich Status	DN_L SW	ICH Status
07H	Switch	R	0x00		Rese	erved		SBI 12 SW	itch Status	SBI 11 SW	itch Status
0/11	Status1		0,00		TC3C			0002.00	iten otatus	0001.00	iten otatus
	Audio L										
08H	Switch Slow	R/W	0x01		А	udio Switcl	h I eft Cha	nnel Slow	Control [7:	01	
0011	Turn On		ene i		,					0]	
	Control										
	Audio R										
09H	Switch Slow	R/W	0x01		Au	idio Switch	Right Cha	annel Slow	Control [7	:01	
	Turn On			Audio Switch Right Channel Slow Control [7:0]							
	Control										
	MIC Switch										
0AH	Slow Turn On	R/W	0x01	MIC Switch Channel Slow Control [7:0]							
	Control										
	Sense Switch										
0BH	Slow Turn On	R/W	0x01			Sense Sw	itch Chanr	nel Slow C	ontrol [7:0]		
	Control										

Register Maps(Continued)

Addr	Register	Туре	Reset	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
, aa	Name	1990	Value	5	Birto	Birto	5	Biro	5.12	Birr	Dire
осн	AGND Switch Slow turn on Control	R/W	0x01	Audio Ground Switch Channel Slow Control [7:0]							
0DH	Timing Delay Between R/L Switch Enable	R/W	0x00	Timing Delay Between R Switch Enable and L Switch Enable Control [7:0]							
0EH	Timing Delay Between MIC/L Switch Enable	R/W	0x00	Timing	Delay bet	ween MIC	Switch En	able and L	. Switch Er	nable Conti	rol [7:0]
0FH	Timing Delay Between Sense/L Switch Enable	R/W	0x00	Timing Delay between Sense Switch Enable and L Switch Enable Control [7:0]							
10H	Timing Delay Between AGND/L Switch Enable	R/W	0x00	Timing Delay between Audio Ground Switch Enable and L Switch Enable Control [7:0]							
11H	Audio Accessory Status	R	0x01			Rese	erved			CC_IN	DET
12H	Function Enable	R/W	0x08	Reserved	DET I/O Control	RES Detection Range Setting	GIPO Control	SLOW Turn-on Control	MIC Auto Control	RES Detection: Auto Clear	Audio Jack Detection: Auto Clear
13H	RES Detection Pin Select	R/W	0x00	Reserved Detection Pin Select [2:0]							
14H	RES Detection Value	R	0xFF			F	R Detection	n Value [7:	0]		

9

Register Maps(Continued)

Addr	Register	Tuna	Reset	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0
Auu	Name	Туре	Value	ып	BITU	ВПЗ	5114	ытэ	DITZ	ып	ыто
15H	RES Detection Interrupt Threshold	R/W	0x16	R Detection Interrupt Resistance Threshold [7:0]							
16H	RES Detection Interval	R/W	0X00		Reserved					Detectior [1:	
17H	Audio Jack Status	RO	0x01		Rese	erved		4pole, SBU2 MIC	4pole, SBU1 MIC	3pole	No audio
18H	Detection Interrupt	R/C	0x00					Audio Detection Done	Low RES Detection Occurred	RES Detection Done	
19H	Detection Interrupt Mask	R/W	0x00		Audi Detect Don				Audio Detection Done Mask	RES Detection Occurred Mask	RES Detection Done Mask
1AH	Audio Detection RGE1	RO	0xFF			Audio	Detection ^v	√alue RE0	G1 [7:0]	I	
1BH	Audio Detection RGE2	RO	0xFF			Audio	Detection ^v	√alue RE0	62 [7:0]		
1CH	MIC Threshold DATA0	R/W	0x20			MIC T	nreshold V	alue DAT/	40 [7:0]		
1DH	MIC Threshold DATA1	R/W	0xFF	MIC Threshold Value DATA1 [7:0]							
1EH	I ² C Reset	W/C	0x00	Reserved				²C eset			
1FH	Current Source Setting	R/W	0x00	Reserved			Current	Source Se	etting [3:0]		

Register specification

I²C Slave Address

ADDR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADDR=L	1	0	0	0	0	1	0	R/W
ADDR=H	1	0	0	0	0	1	1	R/W

00H: Device ID

Address: 00h Reset Value: 8'b 1000_1000 Type:Read

Bits	Name	Description
7:6	Vendor ID	Vendor ID
5:3	Version ID	Device Version ID
2:0	Revision ID	Revision History ID

01H: OVP Interrupt Mask

Address: 01h Reset Value: 8'b 0000_0000 Type:Read/Write

Bits	Name	Description
7	Reserved	Do Not Use
6	OVP Interrupt mask control	OVP Interrupt function Enable/Disable 0: Controlled by [5:0] bit 1: Mask all connector side pins OVP interrupt
5	DP_R OVP Interrupt mask control	0: Don't mask DP_R OVP interrupt 1: Mask DP_R OVP interrupt
4	DN_L OVP Interrupt mask control	0: Don't mask DN_L OVP interrupt 1: Mask DN_L OVP interrupt
3	SBU1 OVP Interrupt mask control	0: Don't mask SBU1 OVP interrupt 1: Mask SBU1 OVP interrupt
2	SBU2 OVP Interrupt mask control	0: Don't mask SBU2 OVP interrupt 1: Mask SBU2 OVP interrupt
1	GSBU1 OVP Interrupt mask control	0: Don't mask GSBU1 OVP interrupt 1: Mask GSBU1 OVP interrupt
0	GSBU2 OVP Interrupt mask control	0: Don't mask GSBU2 OVP interrupt 1: Mask GSBU2 OVP interrupt

02H: OVP Interrupt Flag

Address: 02h Reset Value: 8'b 0000_0000 Type:Read Clear

Bits	Name	Description
[7:6]	Reserved	Do Not Use
5	DP_R OVP	0: DP_R OVP event has not occurred 1: DP_R OVP event has occurred
4	DN_L OVP	0: DN_L OVP event has not occurred 1: DN_L OVP event has occurred
3	SBU1 OVP	0: SBU1 OVP event has not occurred 1: SBU1 OVP event has occurred
2	SBU2 OVP	0: SBU2 OVP event has not occurred 1: SBU2 OVP event has occurred
1	GSBU1 OVP	0: GSBU1 OVP event has not occurred 1: GSBU1 OVP event has occurred
0	GSBU2 OVP	0: GSBU2 OVP event has not occurred 1: GSBU2 OVP event has occurred

03H: Current OVP Status

Address: 03h Reset Value: 8'b 0000_0000 Type:Read

Bits	Name	Description
[7:6]	Reserved	Do Not Use
5		0: DP_R OVP event don't occur
5	OVP on DP_R PIN	1: DP_R OVP event occur
4	OVP on DN_L PIN	0: DN_L OVP event don't occur
4		1: DN_L OVP event occur
3	OVP on SBU1 PIN	0: SBU1 OVP event don't occur
5		1: SBU1 OVP event occur
2	OVP on SBU2 PIN	0: SBU2 OVP event don't occur
2		1: SBU2 OVP event occur
1	OVP on GSBU1 PIN	0: GSBU1 OVP event don't occur
1	OVP ON GSBUT PIN	1: GSBU1 OVP event occur
0		0: GSBU2 OVP event don't occur
0	OVP on GSBU2 PIN	1: GSBU2 OVP event occur

04H: Switch Enable

Address: 04h Reset Value: 8'b 1001_1000 Type:Read/Write

Bits	Name	Description
		0: Device Disable
		(L/R pull-down by 10k Ω and other switch nodes will be high-Z)
7	Device Enable	1: Device Enable
		Device Enable =1 Device enable =0
		ENN= 1 Device Disable Device Disable
		ENN= 0 Device Enable Device Disable
6	SBU1 H to SBUx switches	0: Switch Disable; SBU1_H will be high-Z
0		1: Switch Enable
5	CDU2. U to CDUy owitches	0: Switch Disable; SBU2_H will be high-Z
5	SBU2_H to SBUx switches	1: Switch Enable
4	DN_L to DN or L switches	0: Switch Disable; DN_L $_{\rm N}$ DN will be high-Z, L pull-down by 10k Ω
4		1: Switch Enable
2		0: Switch Disable; DP_R、DP will be high-Z, R pull-down by 10k Ω
3	DP_R to DP or R switches	1: Switch Enable
2	Sense to GSBUx switches	0: Switch Disable; Sense、GSBU1、GSBU2 will be high-Z
2	Sense to GSBUX switches	1: Switch Enable
	MIC to ODI he switch as	0: Switch Disable; MIC will be high-Z
1	MIC to SBUx switches	1: Switch Enable
		0: Switch Disable; AGND will be high-Z
0	AGND to SBUx switches	1: Switch Enable

05H: Switch Select

Address: 05h Reset Value: 8'b 0001_1000 Type:Read/Write

Bits	Name	Description
7	Reserved	Do Not Use
6	SBU1_H switches	0: SBU1_H to SBU1 switch ON
0	SDOT_IT SWITCHES	1: SBU1_H to SBU2 switch ON
5	SBU2 H switches	0: SBU2_H to SBU2 switch ON
5	SDOZ_IT SWITCHES	1: SBU2_H to SBU1 switch ON
4	DN L to DN or L switches	0: DN_L to L switch ON
4	DN_L to DN or L switches	1: DN_L to DN switch ON
3	DP_R to DP or R switches	0: DP_R to R switch ON
3		1: DP_R to DP switch ON
2	Sense to GSBUx switches	0: Sense to GSBU1 switch ON
2		1: Sense to GSBU2 switch ON
1	MIC to SBUx switches	0: MIC to SBU2 switch ON
1		1: MIC to SBU1 switch ON
0	ACND to SPL Ix owitches	0: AGND to SBU1 switch ON
0	AGND to SBUx switches	1: AGND to SBU2 switch ON

06H: Switch Status 0

Address: 06h Reset Value: 8'b 0000_0101 Type:Read

Bits	Name	Description
[7:6]	Reserved	Do Not Use
		00: Sense Switch is Open/Not Connected
[5:4]	Sense Switch Status	01: Sense to GSBU1 switch ON
[5.4]	Sense Switch Status	10: Sense to GSBU2 switch ON
		11: Not Valid
	DP_R Switch Status	00: DP_R Switch is Open/Not Connected
[2:0]		01: DP_R to DP switch ON
[3:2]		10: DP_R to R switch ON
		11: Not Valid
	DN_L switch Status	00: DN_L Switch is Open/Not Connected
14 01		01: DN_L to DN switch ON
[1:0]		10: DN_L to L switch ON
		11: Not Valid

07H: Switch Status 1

Address: 07h

Reset Value: 8'b 0000_0000

Type:Read

Bits	Name	Description
[7:6]	Reserved	Do Not Use
		000: SBU2 switch is Open/Not Connected
		001: SBU2 to MIC switch ON
		010: SBU2 to AGND switch ON
[5:3]	SBU2 Switch Status	011: SBU2 to SBU1_H switch ON
		100: SBU2 to SBU2_H switch ON
		101: SBU2 to both SBU1_H and SBU2_H switch ON
		110~111: Not Valid
		000: SBU1 switch is Open/Not Connected
		001: SBU1 to MIC switch ON
		010: SBU1 to AGND switch ON
[2:0]	SBU1 Switch Status	011: SBU1 to SBU1_H switch ON
		100: SBU1 to SBU2_H switch ON
		101: SBU1 to both SBU1_H and SBU2_H switch ON
		110~111: Not Valid

08H: Audio Switch Left Channel Slow Turn-on

Address: 08h Reset Value: 8'b 0000_0001 Type:Read/Write

Bits	Name	Description
[7:0]	Switch turn on rising time setting	11111111: 25600 us
		0000001: 200 us
		00000000: 100 us

09H: Audio Switch Right Channel Slow Turn-on

Address: 09h Reset Value: 8'b 0000_0001 Type:Read/Write

Bits	Name	Description
[7:0]	Switch turn on rising time setting	11111111: 25600 us
		0000001: 200 us
		00000000: 100 us

0AH: MIC Switch Slow Turn-on

Address: 0Ah

Reset Value: 8'b 0000_0001

Type:Read/Write

Bits	Name	Description
	Switch turn on rising time setting	11111111: 25700 us
[7:0]		00000010: 350 us
		00000001: 250 us
		0000000: Not Valid

0BH: SENSE Switch Slow Turn-on

Address: 0Bh

Reset Value: 8'b 0000_0001

Type:Read/Write

Bits	Name	Description
[7:0]	Switch turn on rising time setting	11111111: 25600 us
		00000001: 200 us
		00000000: 100 us

0CH: AGND Switch Slow Turn-on

Address: 0Ch Reset Value: 8'b 0000_0001 Type:Read/Write

Bits	Name	Description
[7:0]	Switch turn on rising time setting	11111111: 179000 us
		00000001: 1400 us
		0000000: 700 us

0DH: Timing Delay Between R Switch and L Switch Enable

Address: 0Dh

Reset Value: 8'b 0000_0000 Type:Read/Write

 Bits
 Name
 Description

 [7:0]
 Delay timing setting
 1111111: 25500 us

 1111111: 25400 us

 00000001: 100 us

 00000000: 0 us
 0000000: 0 us

0EH: Timing Delay Between MIC Switch and L Switch Enable

Address: 0Eh Reset Value: 8'b 0000_0000

Type:Read/Write

Bits	Name	Description
		11111111: 25500 us
		11111110: 25400 us
[7:0]	Delay timing setting	
		00000001: 100 us
		00000000: 0 us

0FH: Timing Delay Between SENSE Switch and L Switch Enable

Address: 0Fh Reset Value: 8'b 0000_0000

Type:Read/Write

Bits	Name	Description
[7:0]	Delay timing setting	11111111: 25500 us
		1111110: 25400 us
		00000001: 100 us
		00000000: 0 us

10H: Timing Delay Between AGND Switch and L Switch Enable

Address: 10h

Reset Value: 8'b 0000_0000 Type:Read/Write

Bits	Name	Description
	:0] Delay timing setting	11111111: 25500 us
		1111110: 25400 us
[7:0]		
		00000001: 100 us
		00000000: 0 us

11H: Audio Accessory Status

Address: 11h Reset Value: 8'b 0000_0001 Type:Read

Bits	Name	Description
[7:2]	Reserved	Do Not Use
1	CC_IN	0: CC_IN < 1.2 V
		1: CC_IN > 1.5 V
0	DET	0: DET output is low
		1: DET output is high

12H: Function Enable

Address: 12h Reset Value: 8'b 0000_1000 Type:Read/Write

Bits	Name	Description
7	Reserved	Do Not Use
6	DET I/O Control	1: DET pin is Open/Drain Output
0	DET I/O Control	0: DET pin is Push/Pull Output
5	RES detection range setting	1: 10k to 2560 k
5	RES detection range setting	0: 1k to 256 k
4	GPIO control enable	1: Enable (Manual Switch Control)
4		0: Disable
3	Slow turn on control enable	1: Enable
		0: Disable
2	MIC auto break out	1: Enable
2	Control enable	0: Disable
1	RES detection anable	1: Enable; will be changed to 0 after resistance detection
	RES detection enable	0: Disable

ET7480M

0 Audio jack detection and configuration enable	1: Enable; will be changed to 0 after audio jack detection and configuration0: Disable
---	---

During 0x12h bit[4]=1, Manual Switch Control is active, 0x04h is read-only, I²C Slave Address is fixed **8'b1000_0100**.

13H: RES Detection Pin Setting

Address: 13h Reset Value: 8'b 0000_0000 Type:Read/Write

Bits	Name	Description
[7:3]	Reserved	Do Not Use
	Pin selection	000: CC_IN
		001: DP_R
[0.0]		010: DN_L
[2:0]		011: SBU1
		100: SBU2
		101~111: Not Valid

If RES detection pin is enable before setting PIN selection it will always do the CC_IN first. Recommend user to select the pin first before setting the RES detection pin enable.

14H: RES Detection Value

Address: 14h Reset Value: 8'b 1111_111 Type:Read

Bits	Name	Description
		0000000b: R <= 1 k / 10 k
[7:0]	Detected resistance value	 111111111b: R >= 256 k / 2 56 M
		11111111b: R >= 256 k / 2.56 M

15H: RES Detection Threshold

Address: 15h Reset Value: 8'b 0001_0110 Type:Read/Write

Bits	Name	Description
	RES detection threshold	Selection by 1k Ω per step if Reg 12h [5] = 0
		Selection by 10k Ω per step if Reg 12h [5] = 1
[7:0]		0000_0000: 1 ΚΩ /10 ΚΩ
		0001_0110: 23 KΩ/230KΩ Default Value
		1111_1111: 256 ΚΩ / 2560 ΚΩ

16H: RES Detection Interval

Address: 16h

Reset Value: 8'b 0000_0000 Type:Read/Write

Bits	Name	Description
[7:2]	Reserved	Do Not Use
[1:0]	RES detection interval	00: Single
		01: 100 ms
		10: 1 s
		11: 10 s

17H: Audio Jack Status

Address: 17h Reset Value: 8'b 0000_0001 Type:Read

Bits	Name	Description
[7:4]	Reserved	Do Not Use
3	4 pole	1: 4 Pole (SBU2 to MIC, SBU1 to AGND)
3		0: others
2	4 pole	1: 4 Pole (SBU1 to MIC, SBU2 to AGND)
		0: others
1	3 pole	1: 3 Pole
		0: others
0	No audio accessory	1: No audio accessory
		0: Audio accessory attached

18H: RES Detection/Audio Jack Detection Interrupt Flag

Address: 18h

Reset Value: 8'b 0000_0000

Type:Read Clear

Bits	Name	Description
[7:3]	Reserved	Do Not Use
2	Audio jack detection and configuration	0: Audio jack detection and configuration has not occurred1: Audio jack detection and configuration has occurred
1	Low resistance occurred	0: Low resistance has not occurred 1: Low resistance has occurred
0	Resistance detection done	0: Low resistance has not occurred 1: Low resistance has occurred

19H: RES Detection/Audio Jack Detection Interrupt Mask

Address: 19h

Reset Value: 8'b 0000_0000

Type:Read/Write

Bits	Name	Description
[7:3]	Reserved	Do Not Use
2	Audio jack detection and configuration mask	1: Mask Audio jack detection and configuration interrupt
1	Low resistance occurred mask	1: Mask Low resistance occurred interrupt
0	Resistance detection done mask	1: Mask Low resistance detection interrupt

1AH: Audio Jack Detection REG1 Value

Address: 1Ah

Reset Value: 8'b 1111_111

Type:Read

Bits	Name	Description
[7:0]	Audio jack detection value	Voltage from resistance between SBU1 and SBU2 (SBU2 = ground) 00000000b: = 0 V 1111111b: = 2.4 V

1BH: Audio Jack Detection REG2 Value

Address: 1Bh

Reset Value: 8'b 1111_1111 Type:Read

Bits	Name	Description
[7:0]	Audio jack detection value	Voltage from resistance between SBU2 and SBU1 (SBU1 = ground) 00000000b: = 0 V
		11111111b: = 2.4 V

1CH: MIC Detection Threshold DATA0

Address: 1Ch Reset Value: 8'b 0010_0000 Type:Read/Write

Bits	Name	Description
[7:0]	MIC detection threshold	MIC detection threshold DATA0
[7:0]	DATA0	0010_0000: 300mV

1DH: MIC Detection Threshold DATA1

Address: 1Dh

Reset Value: 8'b 1111_1111 Type:Read/Write

Bits	Name	Description
[7:0]	MIC detection threshold	MIC detection threshold DATA1
[7:0]	DATA1	1111_1111: 2.4 V

1EH: I²C Reset

Address: 1Eh Reset Value: 8'b 0000_0000 Type: Write/Auto Clear

Bits	Name	Description
[7:1]	Reserved	Do Not Use
0	l ² C reset	0: Default
0	I-C reset	1: I ² C reset

1FH: Audio Jack Detection Current Setting

Address: 1Fh

Reset Value: 8'b 0000_0000

Type: Read/Write

Bits	Name	Description
[7:4]	Reserved	Do Not Use
		0000: Not Valid
	Current Source Setting	0001: 100uA
[3:0]		
[3.0]		0111: 700uA(Default Value)
		1111: 1500uA

Absolute Maximum Ratings

Symbol		Name	Min	Max	Unit
Vcc	Supply Ve	oltage from Vcc	-0.5	6.5	V
Vvcc_in	Vcc_	ın, to GND	-0.5	20	V
V _{SW_C}	V _{DP_R} to GN	ND, V _{DN_L} to GND	-3.6	20	V
V_{SW_USB}	V _{DP} to GN	ID, V _{DN} to GND	-0.5	6.5	V
$V_{\text{SW}_\text{Audio}}$	V∟ to GN	ID, V _R to GND	-3.6	6.5	V
Vv_sbu/gsbu	V _{SBU1} to GND, V _{SBU2} to GND, V _{GSBU1} to GND, V _{GSBU2} to GND		-0.5	20	V
Vvsbu_h	Vsвu1_н to GN	ND, V _{SBU2_H} to GND	-0.5	6.5	V
V _{I/O}	SENSE, MIC	, DET, INT, to GND	-0.5	6.5	V
VCNTRL	Control Input Voltage	SDA, SCL, ENN, ADDR	-0.5	6.5	V
SW_Audio	Switch I/O C	urrent, Audio Path	-250	250	mA
Isw_usb	Switch I/O 0	Current, USB Path	-	100	mA
Isw_mic	Switch I/O Curren	t, MIC to SBU1 or SBU2	-	50	mA
I _{SW_SBU}	Switch I/O Curre	ent, SBUx to SBUx_H	-	50	mA
Isw_sense	Switch I/O Current, Sl	ENSE to GSBU1 or GSBU2	-	100	mA
Isw_agnd	Switch I/O Current,	AGND to SBU1 or SBU2	-	500	mA
liк	DC Input	Diode Current	-50	-	mA
	Human Body Model, ANSI/ESDA/JEDEC JS-001-2017	Connector Side Pins: SBU1, SBU2, DP_R, DN_L, GSBU1, GSBU2, CC_IN	±4000	-	V
V _{ESD}	Human Body Model, ANSI/ESDA/JEDEC JS-001-2017	Host Side Pins: The Rest Pins (Include V _{CC})	±2000	-	V
	Charged Device Mo	odel, JEDEC JS-001-2018	±2000		V
TJ	Absolute Maximum Jur	nction Operating Temperature	-40	150	°C
Tstg	Storage	e Temperature	-65	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device.

If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Recommend Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
Power					
Vcc	Supply Voltage	2.7	-	5.5	V
USB Switch					
	V_{DP} to GND, V_{DN} to GND, V_{DP_R} to GND,	0		3.6	V
Vsw_usb	V _{DN_L} to GND	0	-	3.0	V
Audio Switch					
$V_{\text{SW}_\text{Audio}}$	$V_{\text{DP}_{\text{R}}}$ to GND, $V_{\text{DN}_{\text{L}}}$ to GND, V_{L} to GND, V_{R} to GND	-3.6	-	3.6	V
MIC Switch					
Vvsbu_mic	V_{SBU1} to GND, V_{SBU2} to GND, V_{MIC} to GND	0	-	3.6	V
SENSE Swite	ch				
Vvgsbu_sen	V _{GSBU1} to GND, V _{GSBU2} to GND, V _{SENSE} to GND	0	-	3.6	V
SBU TO SBU	JX_H Switch				
V _{VGSBU}	V_{SBU1} to GND, V_{SBU2} to GND,	0		3.6	V
VVGSBU	V_{SBU1_H} to GND, V_{SBU2_H} to GND	0	-	5.0	v
CC_IN Pin		-	•	-	
Vcc_in	V _{CC_IN} to GND	0	-	5.5	V
Control Volta	ge (ENN/SDA/SCL)				
VIH	Input Voltage High	1.1	-	Vcc	V
VIL	Input Voltage Low	-	-	0.5	V
Operating Te	mperature				
TA	Ambient Operating Temperature	-40	+25	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied.

Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC Electrical Characteristics

V _{CC} = 2.7 V to 5.5 V, V _{CC} (Typ) = 3.3 V, T _A = -40°C to 85°C, a	and T_{A} (Tvp) = 25°C, unless otherwise specified.
VCC = 2.7 V to 3.5 V, VCC (1)p) = 3.5 V, $1A = -40$ O to 05 O, a	(1,y) = 200; unless otherwise specifica.

Symbol	Parameter	Condition	Power	Min	Тур	Max	Unit
		USB switches on, SBUx			05	05	
	Our when Our means	to SBUx_H switches on		-	65	95	uA
Icc	Supply Current	Audio switches on, MIC switch on	Vcc =2.7V				
		and Audio GND switch on	to 5.5V	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	60	90	uA
1	Quisseent Current	ADDR=L, ENN = L,			0.5	5	
lccz	Quiescent Current	04H'b7 = 0		-	0.5	5	uA
USB/AUD	IO Common Pins : DP/	R, DN_L					
	Off Leakage Current of		V _{CC} =2.7V	2.0		2.0	
loz	DP_R and DN_L	DN_L, DP_R = -3V to 3.6V	to 5.5V	-3.0	-	3.0	uA
	Power-Off Leakage						
IOFF	Current of DP_R and	DN_L, DP_R = 0 V to 3.6 V	Power off	-3.0	-	3.0	uA
	DN_L						
V _{OV_TRIP}	Input OVP Lockout	Rising edge	Vcc =2.7V	4.5	5	5.3	V
Vov_Hys	Input OVP Hysteresis		to 5.5V	0.15	0.3	0.5	V
Audio Swi	itch						
	On Leakage Current	DN_L, DP_R = -3V to 3.0V,	V _{CC} = 2.7V	-2.5			
Ion	of Audio Switch	DP, DN, R, L = Float	to 5.5V	-2.5	-	2.5	uA
	Power-Off Leakage	L, R = 0V to 3V,					
IOFF	Current of L and R	DP_R, DN_L = Float	Power off	-1.0	-	1.0	uA
_	Switch On	I _{sw} = 100mA,		0.7		4.0	0
Ron	Resistance	V_{SW} = -3V to 3V		0.7	1	1.3	Ω
	Pull-down Resistor on		$V_{CC} = 2.7V$				
RSHUNT	R/L Pin when	L = R = 3V	to 5.5V	6	10	14	kΩ
	Audio Switch is Off						
USB Swite	ch						
	On Leakage Current	DN_L, DP_R = 0V to 3.6V,		1.0		4.0	
ION	of USB Switch	DP, DN, R, L = Float	V _{CC} = 2.7V	-4.0	-	4.0	uA
	Off Leakage Current	DN DD = 0.045 2.000	to 5.5V	2.0		2.0	
loz	of DP and DN	DN, DP = 0V to 3.6V		-3.0	-	3.0	uA
l	Power-Off Leakage	DN, DP = 0V to 3.6V	Power off	2.0		3.0	uA
IOFF	Current of DP and DN	DN, DF = 00.003.00	Fower on	-3.0	-	5.0	uA
Bauman	USB Switch On	$law = 9mA \cdot 1/aw = 0.41/$	V _{CC} =2.7V	2.4	2.5	4.6	Ω
Ron_usb	Resistance	I _{sw} = 8mA, V _{sw} = 0.4V	to 5.5V	2.4	3.5	4.0	12
SENSE Sv	witch						
	Sense Path	GSBUx = 0V to 1V,	V _{CC} = 2.7V	2.0		2.0	
Ion	Leakage Current	SENSE is floating	to 5.5V	-2.0	-	2.0	uA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Condition	Power	Min	Тур	Max	Unit
Ron	SENSE Switch On Resistance	I _{OUT} = 100mA, V _{SW} = 1V		240	350	460	mΩ
1.	Off Leakage Current of SENSE	Sense = 0V to 1.0V	V _{cc} = 2.7V to 5.5V	-2.0	-	2.0	uA
loz	Off Leakage	GSBUx = 0V to 1.0V		-2.0	-	2.0	
	Current of GSBUx	GSBUx = 1V to 3.6V	1	-3.0	-	3.0	uA
-	Power-Off Leakage Current of SENSE	Sense = 0V to 1.0V	Devenett	-2.0	-	2.0	
IOFF	Power-Off Leakage Current of GSBUx	GSBUx = 0V to 3.6V	- Power off	-3.0	-	3.0	uA
Vov_trip	Input OVP Lockout on GSBUx	Rising edge	V _{CC} = 2.7V	4.5	5	5.3	V
V _{OV_HYS}	Input OVP Hysteresis of GSBUx		to 5.5V	-	0.3	0.5	V
SBUX Pin	S						
I _{OZ}	Off Leakage Current of SBUx	SBUx = 0V to 3.6V	V _{CC} = 2.7V to 5.5V	-3.0	-	3.0	uA
IOFF	Power-Off Leakage Current Port SBUx	SBUx = 0V to 3.6V	Power off	-3.0	-	3.0	uA
Vov_trip	Input OVP Lockout	Rising edge	V _{CC} = 2.7V	4.5	5	5.3	V
V _{OV_HYS}	Input OVP Hysteresis		to 5.5V	-	0.3	0.5	V
MIC Switc	h		1	1			
I _{ON}	On Leakage Current of MIC Switch	SBUx = 0V to 3.6V, MIC is floating	V _{CC} = 2.7V	-3.0	-	3.0	uA
loz	Off Leakage Current of MIC	MIC = 0V to 3.6V	to 5.5V	-1.0	-	1.0	uA
IOFF	Power Off Leakage Current of MIC	MIC = 0V to 3.6V	Power off	-1.0	-	1.0	uA
R _{ON}	MIC Switch On Resistance	V_{SW} = 3.6V, I _{SW} = 30mA	V _{cc} = 2.7V to 5.5V	3	4	5	Ω
SBUX_H S	Switch						
I _{ON}	On Leakage Current of SBUx_H Switch	SBUx = 0V to 3.6V, SBUx_H is floating	Vcc =2.7V	-3.0	-	3.0	uA
loz	Off Leakage of SBUx_H	SBUx_H =0 V to 3.6 V	to 5.5V	-1	-	1	uA
IOFF	Power Off Leakage Current of SBUx_H	SBUx_H = 0V to 3.6V	Power off	-1.0	-	1.0	uA
Ron	SBUx_H Switch On Resistance	V _{SW} = 0V to 3.6V, I _{SW} = 30mA	V _{CC} = 2.7V to 5.5V	2.4	3.5	4.6	Ω

Symbol	Parameter	Condition	Power	Min	Тур	Max	Unit
Audio Gro	ound Switch Pin: AGNI	D TO SBUX					
Ron	AGND Switch On Resistance	ISOURCE = 100mA on SBUx	V _{CC} = 2.7V to 5.5V	25	50	90	mΩ
CC_IN Pir	<u>.</u> ו						
V _{TH_L}	Input Low Threshold			1.05	1.2	-	V
V _{TH_H}	Input High Threshold		V _{CC} = 2.7V	-	1.5	1.65	V
I _{IN}	Input Leakage of CC_IN	CC_IN = 0V to 5.5V	to 5.5V	-	-	1.0	uA
INT, DET	Pins						
V _{OH}	Output High Voltage for DET Pin	I ₀ = -2mA	V _{CC} = 2.7V to 5.5V	1.5	1.8	2	V
Vol	Output Low Voltage for DET and INT Pins	I _O = 2mA		-	-	0.4	V
ADDR Pin							
Vih	Input voltage High			1.1	-	-	V
VIL	Input voltage Low		$V_{CC} = 2.7V$	-	-	0.45	V
lin	Control Input Leakage	ADDR = 0V to V _{CC}	to 5.5V	-1	-	1	uA
ENN Pin							
ViH	Input Voltage High			1.1	-	-	V
VIL	Input Voltage Low		V _{CC} = 2.7V	-	-	0.45	V
D	Internal Pull		to 5.5V	330	470	610	KΩ
Rpd	Down Resistor			330	470	010	ΝΩ
SDA, SCL	Pins						
VILI2C	Low-Level Input Voltage			-	-	0.4	V
VIHI2C	High-Level Input Voltage		V _{cc} = 2.7V	1.1	-	-	V
lı2C	Input Current of SDA and SCL Pins	SCL/SDA = 0V to 3.6V	to 5.5V	-2	-	2	uA
Volsda	Low-Level Output Voltage	I _{OL} = 2mA		-	-	0.3	V
I _{OLSDA}	Low-Level Output Current	V _{OLSDA} = 0.2V	V _{CC} = 2.7V to 5.5V	10	-	-	mA

DC Electrical Characteristics (Continued)

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC Electrical Characteristics

 V_{CC} = 2.7 V to 5.5 V, V_{CC} (Typ) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ) = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	Power	Min	Тур	Мах	Unit	
Audio Sw	itch							
1	Audio Switch Turn	DP_R = DN_L = 1V,			110	400		
t DELAY	On Delay Time	R _L = 32Ω		-	110	130	us	
t	Audio Switch Turn	DP_R = DN_L = 1V,	-		240	350		
t _{RISE}	On Rising Time ⁽¹⁾	R _L = 32Ω		-	240	350	us	
toff	Audio Switch	$DP_R = DN_L = 1V$,		-	20	40	us	
UCFF	Turn Off Time	RL = 32Ω		-	20	40	us	
Xtalk	Cross Talk (Adjacent)	$f = 1 kHz$, $R_L = 50 \Omega$,		_	-100	-	dB	
MIALK		$V_{SW} = 1V_{RMS}$			-100	_	uD.	
BW	-3 dB Bandwidth	$R_L = 50\Omega$		-	600	-	MHz	
O _{IRR}	Off Isolation	f = 1 kHz, R∟= 50Ω,	V _{CC} =3.3V		-100		dB	
OIRR		$C_L = 0pF, V_{SW} = 1V_{RMS}$			-100 - -110 - -110 -		uD	
		$R_{L} = 600\Omega$,						
		f = 20Hz~20kHz,		-	-110	-		
	Total Harmonic	$V_{SW} = 2V_{RMS}$						
	Distortion + Noise	$R_L = 32\Omega$,						
THD+N	Performance with	f = 20Hz~20kHz,		-	-110) -	dB	
	A-weighting Filter	V _{SW} = 1V _{RMS}						
	7 worghting Filter	R∟ = 16Ω,						
		f = 20Hz~20kHz,		1	-108	-		
		Vsw = 0.5V _{RMS}						
USB Swite	ch							
ton	USB Switch	DP_R = DN_L = 1.5V,		_	70	120	us	
LON	Turn-on Time	RL = 50Ω		-	70	120	us	
t _{OFF}	USB Switch	DP_R = DN_L = 1.5V,		_	20	40	us	
UCEE	Turn -off Time	R _L = 50Ω		-	20	40	us	
BW	-3 dB Bandwidth	$R_L = 50\Omega$	V(aa=2.2)/	-	750	-	MHz	
	Off Isolation between	f = 1kHz, R∟ = 50Ω,	- Vcc=3.3V					
OIRR	DP, DN and	$C_L = 0pF$,		-	-100	-	dB	
	Common Node Pins	V _{SW} = 1V _{RMS}						
to: -	DP_R and DN_L pins	V _{sw} = 3.5V to 5.5V]		0.0	1.5	110	
tovp	OVP Response Time ⁽²⁾	vsw – 3.3V 10 3.3V		-	0.8	1.5	us	

AC Electrical Characteristics (Continued)

Symbol	Parameter	Condition	Power	Min	Тур	Мах	Unit
MIC/AUDI	O GROUND Switch						
	MIC Switch				400	405	
t _{DELAY_MIC}	Turn On Delay Time	SBUx = 1V,		-	100	135	us
	MIC Switch Turn On	R _L = 50Ω			050	100	
trise_mic	Rising Time ⁽¹⁾		_	-	350	400	us
t	AGND Switch	SPLIX pulled up to	BUx pulled up to 0.5V by 16Ω, UD connect to GND $V_{CC} = 3.3V$	-	140	165	110
tDELAY_AGND	Turn On Time			-	140	105	us
trise_agnd	AGND Switch Turn	AGND connect to GND		- 2.5	2.5	3.2	ms
IRISE_AGND	On Rising Time ⁽¹⁾				5.2	1115	
t _{OFF_MIC}	MIC Switch	SBUx = 2.5V,	SBUx = 2.5V,		20	40	us
OFF_MIC	Turn Off Time	RL = 50Ω		-	20		us
t_{OFF} Audio_	AGND Switch	SBUx: Isource = 10mA,		-	20	40	us
GND	Turn Off Time	clamp to 2.5V			20		45
BW	MIC Switch Bandwidth	R _L = 50Ω		-	50	-	MHz
SBUX_H S	Switch						
t	SBUx_H Switch				120	140	110
t _{on}	Turn On Time	SBUx = 2.5V,		-	120	140	us
	SBUx_H Switch	R _L = 50Ω		-	20	40	us
toff	Turn Off Time		Vcc =3.3V				
BW	Bandwidth	RL = 50Ω		-	50	-	MHz
4	SBUx Pins OVP			-	0.5	1	us
tovp	ResponseTime ⁽²⁾	V_{SW} = 3.5V to 5.5V					
SENSE Sv	vitch						
4	Sense Switch				110	450	
t DELAY	Turn On Delay Time			-	110	150	us
4	Sense Switch Turn	GSBUx = 1V,	N −2 2V		260	220	
t _{RISE}	On Rising Time ⁽¹⁾	R _L = 50Ω	Vcc =3.3V	-	260	320	us
t	Sense Switch				20	40	110
toff	Turn Off Time			-	20	40	us
t _{OVP}	GSBUx Pins OVP	V _{SW} =3.5V to 5.5V		-	0.5	1.5	us
	Response Time	VSW -5.5V 10 5.5V	Vcc =3.3V	-	0.5	1.5	us
BW	Bandwidth	R _L = 50Ω	R _L = 50Ω		150	-	MHz
DET Delay	1						
		Transition from 0 to 1.8V	Vcc =3.3V	-	2.5	5.5	
tdelay_det	DET Response Delay -	Transition from 1.8V to 0		_	0.2	0.4	us

I²C Specification

(V_{CC} = 2.7 V to 5.5, V_{CC} (Typ) = 3.3 V, T_A = -40°C to 85°C . T_A (Typ) = 25°C , unless otherwise specified)

Symbol	Parameter		Fast Mode	
	Parameter	Min	Max	Unit
f _{SCL}	I ² C_SCL Clock Frequency		400	kHz
t _{HD; STA}	Hold Time (Repeated) START Condition	0.6		us
t _{LOW}	Low Period of I ² C _SCL Clock	1.3		us
t _{HIGH}	High Period of I ² C _SCL Clock	0.6		us
t _{su; sta}	Set-up Time for Repeated START Condition	0.6		us
t _{HD; DAT}	Data Hold Time ⁽²⁾	0	0.9	us
t _{SU; DAT}	Data Set-up Time ⁽³⁾	100		ns
tr	Rise Time of I2C_SDA and I ² C _SCL Signals ⁽³⁾		300	ns
t _f	Fall Time of I2C_SDA and I ² C _SCL Signals ⁽³⁾		300	ns
t _{su; sto}	Set-up Time for STOP Condition	0.6		us
t BUF	Bus-Free Time between STOP and START Conditions	1.3		us
tsp	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns

Note1. Turn on timing can be controlled by I^2C register.

Note2. Guaranteed by design, not production tested.

Note3. A fast-mode I²C -bus device can be used in a standard-mode I²C -bus system, but the requirement t_{SU} ; DAT≥250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I²C _SCL signal. If such a device does stretch the LOW period of the I²C _SCL signal, it must output the next data bit to the I²C _SDA line t_r _max + t_{SU} ; DAT = 1000 + 250 = 1250ns (according to the standard-mode I²C bus specification) before the I²C _SCL line is released.



Capacitance

 V_{CC} = 2.7 V to 5.5 V, V_{CC} (Typ) = 3.3 V, T_A = -40°C to 85°C, and T_A (Typ) = 25°C ⁽⁴⁾

Symbol	Demonstern Oemolitiker	Davian	T _A =- 40°C to +85°C			Unit			
Symbol	Parameter	Condition		Power	Min	Тур	Max		
CON_USB/Audio	On Capacitance (Common Port)	f = 1 MHz, 100mV⊧ 100mV DC bia				9		pF	
COFF_USB/Audio	Off Capacitance (Common Port)	f = 1 MHz, 100mV⊧ 100mV DC bias				7.5		pF	
Coff_usb	Off Capacitance (Non-Common Ports)	f = 1 MHz, 100mVr 100mV DC bias				3		pF	
Con_sense_sw	On Capacitance (Common Ports)	f = 1 MHz, 100mV⊧ 100mV DC bias				55		pF	
Coff_sense_sw	Off Capacitance (Common Ports)	f = 1 MHz, 100mV _{PK-PK} , 100mV DC bias		Vcc =3.3V		88		pF	
Con_mic_sw	On Capacitance (Common Ports)	f = 1 MHz, 100mV _{PK-PK} , 100mV DC bias				200		pF	
Coff_mic_sw	Off Capacitance (Common Ports)	f = 1 MHz, 100mV _{PK-PK} , 100mV DC bias				10		pF	
Con_agnd_sw	On Capacitance (Common Port)	f = 1 MHz, 100mV _{PK-PK} , 100mV DC bias				125		pF	
Con_sbux_h_sw	On Capacitance (Common Port)	f = 1 MHz, 100mV _{PK-PK} , 100mV DC bias				200		pF	
C _{CNTRL}	Control Input Pin Capacitance	f = 1MHz, 100mV _{PP} , 100mV DC bias				3		pF	

Note4. All capacitance values guaranteed by design.

Test Diagrams



Test Diagrams(Continued)



Package Dimension



Tape Information



Marking Information



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2021-03-05	Preliminary Version	Luhao	Luhao	Zhujl
1.1	2023-03-22	Add Marking Information	Yinp	Luhao	Zhujl