

## ET3166 - 6 CH Load Switch with I<sup>2</sup>C Control

### General Description

The ET3166 is CMOS-based 6 channels integrated load switch with I<sup>2</sup>C Control. Load switch 1 to 6 contains P-Channel MOSFET that can operate over an input voltage of 1.2V to 5.5V and supports a maximum continuous current of 2A.

The ET3166 is available in small package: WLCSP16 (1.54mm×1.54mm,0.35mm pitch).

### Features

- Load switch 1 to 6 input voltage operating range: 1.2V to 5.5V
- Load switch 1 to 6 typical R<sub>DS(ON)</sub>:
  - 52mΩ at V<sub>INX</sub> = 5V
  - 120mΩ at V<sub>INX</sub> = 1.8V
- V<sub>sys</sub> input voltage operation range: 1.6V to 5.5V
- I<sup>2</sup>C serial control to program each load switch on/off
- Part No. and package


Part No.	Package	MSL
ET3166	WLCSP16 (1.54×1.54mm,0.35mm pitch )	Level 1

### Applications

- Constant-voltage power supply for battery-powered device
- Constant-voltage power supply for smartphones, tables
- Constant-voltage power supply for cameras, DVRs, STB and camcorders

# ET3166

## Pin Configuration




## Pin Function

Pin No.	Pin Name	Pin Function
A1	OUT1	Load switch 1 output.
A2	OUT5	Load switch 5 output.
A3	IN56	Load switch 5 and 6 supply input.
A4	OUT6	Load switch 6 output.
B1	IN1	Load switch 1 supply input.
B2	SDA	I <sup>2</sup> C interface.
B3	ADDR	I <sup>2</sup> C address set pin.
B4	GND	Ground pin.
C1	IN2	Load switch 2 supply input.
C2	SCL	I <sup>2</sup> C interface.
C3	EN	Load switch output Enable(active high), Device will reset all registers to default value when EN pin is low.
C4	VSYS	System Supply input.
D1	OUT2	Load switch 2 output.
D2	OUT3	Load switch 3 output.
D3	IN34	Load switch 3 and 4 supply input.
D4	OUT4	Load switch 4 output.

# ET3166

## Block Diagram



**Note:** The OUTx port has fast turn-off discharge circuit. This function can be turned off by I<sup>2</sup>C command.

## Functional Description

ET3166 has 6 channels load switch. Load switch 1 to 6 are using PMOSFET.

### Startup

The ET3166 LDSW's can be enabled two ways using the I<sup>2</sup>C register bits if EN is high.

1. Setting LDSWX\_SEQ = 000 in 0x05(LDSW12\_SEQ) or 0x06(LDSW34\_SEQ) or 0x07(LDSW56\_SEQ) and the LDSWX\_EN assigned to the LDSW in register, ENABLE to 1.
2. Setting LDSWX\_SEQ > 000 in registers and then set seq\_ctrl[1:0] = 2'b01 in SEQ\_CTR register.

Power-up and shut down of each regulator can be controlled by an I<sup>2</sup>C register. It can be set at the registers ldswx\_seq[2:0] (x=1 to 7) respectively. ldswx\_en is an internal signal to enable one of regulators, if ldsw\_seq[2:0] set to '000', that LDSWX channel can be controlled directly by a bit specified in register LDSW\_EN.

### 3. Automatic Power Up/Down Sequence Control


ET3166 has seven SLOTS to which each regulator can be assigned;

They are started by seq\_ctrl[1:0] signal. when seq\_ctrl[1:0] is set '01'. Internal counter seq\_cnt[2:0] starts increments from 0 ("000") to 7 ("111"). When seq\_ctrl[1:0] is set '10', seq\_cnt[2:0] decrements from 7 ("111") to 0 ("000"). Regulators assigned to one of SLOTS starts power-up or power-down.

# ET3166

The seq\_cnt[2:0] matches the SLOT number, when seq\_cnt[2:0]=000, it indicates that sequencing has completed or not started.

Internal logic signal seq\_on=1 indicates that sequencing is executing and somewhere between the start of slot1 and the end of slot7, seq\_on=0, it indicates that has completed or not started.



## 4. EN Pin Control

When EN pin is in low level, the IC is shut down, all internal circuits are off, and all the parts draw very little current. In this state, all the registers will be reset to their default value, and I<sup>2</sup>C cannot be written to or read.

### Input and output Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into a discharged load capacitor or short-circuit, a capacitor must be placed between the V<sub>INX</sub> and GND pins. A 1μF ceramic capacitor, C<sub>INX</sub>, placed close to the pins is usually sufficient. Higher-value C<sub>INX</sub> can be used to reduce the voltage drop in higher-current applications.

A 0.1μF capacitor, C<sub>OUTX</sub>, should be placed between the V<sub>OUTX</sub> and GND pins. This capacitor prevents parasitic board inductance from forcing V<sub>OUTX</sub> below GND when the switch is on. C<sub>INX</sub> greater than C<sub>OUTX</sub> is highly recommended. C<sub>OUTX</sub> greater than C<sub>IN</sub> can cause V<sub>OUTX</sub> to exceed V<sub>INX</sub> when the system supply is removed. This could result in current flow through the body diode from V<sub>OUTX</sub> to V<sub>INX</sub>.

Recommended C<sub>VSYS</sub>=1.0uF or greater.

### Auto Discharging

For each channel, when shut down the output, the Auto-Discharging circuit will be turned on to discharge the electric charge on output capacitor, and decrease the voltage of output pin in very short time. The Auto-Discharging function is optional. Set related bits to select output discharge function for Discharge

# ET3166

Resistor (LDSW\_DIS Register), “0”: Disable. “1”: Enable.

## RCB function

ET3166 has a true Reverse Current function that obstructs unwanted reverse current from OUTx to INx during both ON and OFF states. The RCB function can be set by I<sup>2</sup>C instruction(LDSW\_RCB register).

LSWx state	ldswx_rcb	RCB function
OFF	0	Y
OFF	1	Y
ON	0	N
ON	1	Y

**Note:** x is 1~6.

LSWx state is controlled by EN pin or LDSW\_EN Register.

## Serial Port Interface (I<sup>2</sup>C)

### Bus Interface

Baseband Processor can transmit data with ET3166 each other through SDA and SCL port. SDA and SCL composite bus interface, and a pull-up resistor to the power supply should be connected.

### Data Validity

When the SCL signal is high, the data of SDA port is valid and stable. Only when the SCL signal is low, the level on the SDA port can be changed.

### Start (Re-start) and Stop Working Conditions

When the SCL signal is high, SDA signal from high to low represents start or re-start working conditions, while the SCL signal is high, SDA signal from low to high represents stop working conditions.

### Byte format

Each byte of data line contains 8 bits, which contains an acknowledge bit. The first data is transmitted MSB.

### Acknowledge

During the writing mode, ET3166 will send a low level response signal with one period width to the SDA port. During the reading mode, ET3166 will not send response signal and the host will send a high response signal one period width to the SDA.




Figure 2. I<sup>2</sup>C write mode

ACK=Acknowledge

MSB=Most Significant Bit

# ET3166

S=Start Conditions RS=Restart Conditions P=Stop Conditions


Fastest Transmission Speed =400kHz

Restart: SDA-level turnover as expressed by the dashed line waveform

## 7bit Chip Address:

Address	ADDR Pin Set
0011000b	ADDR connect to GND
0011001b	ADDR connect to VSYS

## I<sup>2</sup>C Writing Command Register Interface Protocol (continuous):



ACK=Acknowledge

Start=Start Conditions

Chip address=Write register address =0011000+0(w)b

ack=Acknowledge

Write Reg start address byte = cmdadr(x+ REG's 7bit address)

ack=Acknowledge

Reg data 0 = cmd0(Command data0)

ack=Acknowledge


.....

Reg data n =cmdn(Command datan)

ack=Acknowledge

Stop/Rs=Stop Condition/Restart Condition

## I<sup>2</sup>C Writing Command Register Interface Protocol (single):



Start=Start Conditions

Chip address =Write register address=0011000+0(w)b

ack=Acknowledge

# ET3166

Write Reg start address byte = cmdadr(x + REG's 7bit address)


ack=Acknowledge

Reg data= cmd(Command data)

ack=Acknowledge

Stop/Rs=Stop Condition/Restart Condition

## I<sup>2</sup>C Reading Command Register Interface Protocol (continuous)



Start=Start Conditions

Chip address =Write register address=0011000+0(w)b

ack=Acknowledge from ET3166

Write Reg start address byte = cmdadr(x + REG's 7bit address)

ack=Acknowledge from ET3166

Restart=Restart condition

Chip address Read register address=0011000+1(r)b

ack=Acknowledge from ET3166

Dataout0=Register data output 0

ack=Acknowledge from Host


.....

Dataoutn=Register data output n

nack=No Acknowledge from Host

Stop/Rs=Stop Condition/Restart Condition

## I<sup>2</sup>C Reading Command Register Interface Protocol (single)



Start=Start Conditions

Chip address =Write register address=0011000+0(w)b

ack=Acknowledge from ET3166

# ET3166

Write Reg start address byte = cmdadr(x + REG's 7bit address)

ack=Acknowledge from ET3166

Restart=Restart condition

Chip address Read register address=0011000+1(r)b

ack=Acknowledge from ET3166

Dataout=Register data output

nack=No Acknowledge from Host

Stop/Rs=Stop Condition/Restart Condition

## Register Map

Addr	Name	RST	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0x00	CHIPID	0x30	001100						chip_id[1:0]	
0x01	VERID	0x00	000000						ver_id[1:0]	
0x02	LDSW_EN	0x00	0	0	ldsw6_en	ldsw5_en	ldsw4_en	ldsw3_en	ldsw2_en	ldsw1_en
0x03	LDSW_DIS	0x3F	0	0	ldsw6_dis	ldsw5_dis	ldsw4_dis	ldsw3_dis	ldsw2_dis	ldsw1_dis
0x04	LDSW_TR0	0x00	0	0	ldsw6_tr0	ldsw5_tr0	ldsw4_tr0	ldsw3_tr0	ldsw2_tr0	ldsw1_tr0
0x05	LDSW12_SEQ	0x00	0	0	ldsw2_seq[2:0]			ldsw1_seq[2:0]		
0x06	LDSW34_SEQ	0x00	0	0	ldsw4_seq[2:0]			ldsw3_seq[2:0]		
0x07	LDSW56_SEQ	0x00	0	0	ldsw6_seq[2:0]			ldsw5_seq[2:0]		
0x08	SEQ_CTR	0x00	seq_speed[1:0]		seq_ctrl[1:0]		seq_on	seq_cnt[2:0]		
0x09	LDSW_TR1	0x00	0	0	ldsw6_tr1	ldsw5_tr1	ldsw4_tr1	ldsw3_tr1	ldsw2_tr1	ldsw1_tr1
0x0A	LDSW_RCB	0x00	0	0	ldsw6_rcb	ldsw5_rcb	ldsw4_rcb	ldsw3_rcb	ldsw2_rcb	ldsw1_rcb
0x0B	LDSW_STA	0x00	0	0	ldsw6_sta	ldsw5_sta	ldsw4_sta	ldsw3_sta	ldsw2_sta	ldsw1_sta
0x69	SOFRST_CTR	0x00	Write B0H to this register can reset all the registers to their default value							

**Note:** Rev.—Reserve, keep “0”.

## Register description

**0x00 CHIPID Register----** Indicates the product ID with revision. Default = 0x30

chip\_id[1:0] Indicates the product ID with revision. Read only.

**0x01 VERID Register----** Indicates the device ID with revision. Default = 0x00

ver\_id[1:0] Indicates the device ID with revision. Read only.

**0x02 LDSW\_EN Register ----**LDSWs enable control register. Default = 0x00

Load Switch enable control register by I<sup>2</sup>C while the register value of ldswx\_seq[2:0] are set to be default “000”. This register can be written to enable or disable the corresponding LDSW regulator.

Bit	Name	Default	Type	Description
7	Rev.	0	R	Reserved
6	Rev.	0	R	Reserved
5	ldsw6_en	0	R/W	LDSW6 enable control : 0b:Disable 1b: Enable
4	ldsw5_en	0	R/W	LDSW5 enable control : 0b:Disable 1b: Enable
3	ldsw4_en	0	R/W	LDSW4 enable control : 0b:Disable 1b: Enable

# ET3166

2	ldsw3_en	0	R/W	LDSW3 enable control : 0b:Disable 1b: Enable
1	ldsw2_en	0	R/W	LDSW2 enable control : 0b:Disable 1b: Enable
0	ldsw1_en	0	R/W	LDSW1 enable control : 0b:Disable 1b: Enable

## 0x03 LDSW\_DIS Register ----Discharge Resistor Selection. Default = 0x3F

Each LDSW regulators output discharge resistor enable control.

Bit	Name	Default	Type	Description
7	Rev.	0	R	Reserved
6	Rev.	0	R	Reserved
5	ldsw6_dis	1	R/W	LDSW6 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW6 is disabled by any event 1b: Enable Pull down will be activated when LDSW6 is disabled by EN going low or ldsw6_en=0 or a Sequenced shutdown
4	ldsw5_dis	1	R/W	LDSW5 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW5 is disabled by any event 1b: Enable Pull down will be activated when LDSW5 is disabled by EN going low or ldsw5_en=0 or a Sequenced shutdown
3	ldsw4_dis	1	R/W	LDSW4 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW4 is disabled by any event 1b: Enable Pull down will be activated when LDSW4 is disabled by EN going low or ldsw4_en=0 or a Sequenced shutdown
2	ldsw3_dis	1	R/W	LDSW3 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW3 is disabled by any event 1b: Enable Pull down will be activated when LDSW3 is disabled by EN going low or ldsw3_en=0 or a Sequenced shutdown
1	ldsw2_dis	1	R/W	LDSW2 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW2 is disabled by any event 1b: Enable Pull down will be activated when LDSW2 is disabled by

# ET3166

				EN going low or lds2_en=0 or a Sequenced shutdown
0	ldsw1_dis	1	R/W	LDSW1 Discharge Enabled/Disabled control : 0b: Disable Pull down will not be activated when LDSW1 is disabled by any event 1b: Enable Pull down will be activated when LDSW1 is disabled by EN going low or lds1_en=0 or a Sequenced shutdown

## 0x04/09H LDSW\_TR0/1 Register ----Load Switch output voltage rise timing Selection.

Default = 0x00

V<sub>INX</sub> =3.3V, R<sub>L</sub>=150Ω, C<sub>L</sub>=0.1μF

Bit	Name	Default	Type	Description
7	Rev.	00/00	R	Reserved
6	Rev.	00/00	R	Reserved
5	ldsw6_tr1 ldsw6_tr0	00	R/W	LDSW6 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us
4	ldsw5_tr1 ldsw5_tr0	00	R/W	LDSW5 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us
3	ldsw4_tr1 ldsw4_tr0	00	R/W	LDSW4 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us
2	ldsw3_tr1 ldsw3_tr0	00	R/W	LDSW3 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us
1	ldsw2_tr1 ldsw2_tr0	00	R/W	LDSW2 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us
0	ldsw1_tr1 ldsw1_tr0	00	R/W	LDSW1 output voltage (from 10% to 90%) rise time setting control : 00b: 340us    01b: 32us 10b: 150us    11b: 1000us

# ET3166

## 0x05 LDSW12\_SEQ Register ---- Power sequence setting register. Default = 0x00

Power sequence setting register. there are 7 time slots defined as following table. The power-up sequence is start from slot1 to slot7, and shut down start from slot7 to slot1. Power-up and shut down of LDSW1/2 regulator can be set at any one of the slots.

Bit	Name	Default	Type	Description	
7:6	Rev.	00	R	Reserved	
5:3	ldsw2_seq[2:0]	000	R/W	LDSW2 Control select table	
				ldsw2_seq[2:0]	VOUT2
				000	Controlled by I <sup>2</sup> C register ldsw2_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7
2:0	ldsw1_seq[2:0]	000	R/W	LDSW1 Control select table	
				ldsw1_seq[2:0]	VOUT1
				000	Controlled by I <sup>2</sup> C register ldsw1_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7

# ET3166

## 0x06 LDSW34\_SEQ Register ---- Power sequence setting register. Default = 0x00

Power sequence setting register. there are 7 time slots defined as following table. The power-up sequence is start from slot1 to slot7, and shut down start from slot7 to slot1. Power-up and shut down of each LDSW3/4 regulator can be set at any one of the slots.

Bit	Name	Default	Type	Description	
7:6	Rev.	00	R	Reserved	
5:3	ldsw4_seq[2:0]	000	R/W	LDSW4 Control select table	
				ldsw4_seq[2:0]	VOUT4
				000	Controlled by I <sup>2</sup> C register ldsw4_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7
2:0	ldsw3_seq[2:0]	000	R/W	LDSW3 Control select table	
				ldsw3_seq[2:0]	VOUT3
				000	Controlled by I <sup>2</sup> C register ldsw3_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7

# ET3166

## 0x07 LDSW56\_SEQ Register ---- Power sequence setting register. Default = 0x00

Power sequence setting register. there are 7 time slots defined as following table. The power-up sequence is start from slot1 to slot7, and shut down start from slot7 to slot1. Power-up and shut down of each LDSW5/6 regulator can be set at any one of the slots.

Bit	Name	Default	Type	Description	
7:6	Rev.	00	R	Reserved	
5:3	ldsw6_seq[2:0]	000	R/W	LDSW6 Control select table	
				ldsw6_seq[2:0]	VOUT6
				000	Controlled by I <sup>2</sup> C register ldsw6_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7
2:0	ldsw5_seq[2:0]	000	R/W	LDSW5 Control select table	
				ldsw5_seq[2:0]	VOUT5
				000	Controlled by I <sup>2</sup> C register ldsw5_en
				001	Slot1
				010	Slot2
				011	Slot3
				100	Slot4
				101	Slot5
				110	Slot6
				111	Slot7

## 0x08 SEQ\_CTR Register ---- Power sequence setting and status register. Default = 0x00

Bit	Name	Default	Type	Description	
7:6	seq_speed[1:0]	00	R/W	Define the slot period as following:	
				Register Value	Slot period(ms)
				00	0.5
				01	1.0
				10	1.5
				11	2.0
5:4	seq_ctrl[1:0]	00	W/C	Enables power-up or shut down of SEQ:	
				Register Value	Slot period(ms)
				00	Default
				01	Starts an LDSW power up sequence
				10	Starts an LDSW shutdown sequence
				11	Bit configuration is ignored

# ET3166

				Note: The bits will always clear immediately when written to and always read back 00.																		
3	seq_on	0	R	Indicates the activation signal of SEQ. 0b: Indicates that the sequencing is not in process 1b: Indicates that the sequencing is executing and somewhere between the start of slot 1 and the end of slot 7. The bit remains a 1 until slot 7 has completed at start-up or slot 1 has finished at shutdown, regardless of what slots are used.																		
2:0	seq_cnt[2:0]	000	R	Indicates the slot number of SEQ at the moment:																		
				<table><tr><th>Register Value</th><th>SEQ Counter</th></tr><tr><td>000</td><td>Sequencing has completed or not started.</td></tr><tr><td>001</td><td>Indicates was in slot 1 during register read</td></tr><tr><td>010</td><td>Indicates was in slot 2 during register read</td></tr><tr><td>011</td><td>Indicates was in slot 3 during register read</td></tr><tr><td>100</td><td>Indicates was in slot 4 during register read</td></tr><tr><td>101</td><td>Indicates was in slot 5 during register read</td></tr><tr><td>110</td><td>Indicates was in slot 6 during register read</td></tr><tr><td>111</td><td>Indicates was in slot 7 during register read</td></tr></table>	Register Value	SEQ Counter	000	Sequencing has completed or not started.	001	Indicates was in slot 1 during register read	010	Indicates was in slot 2 during register read	011	Indicates was in slot 3 during register read	100	Indicates was in slot 4 during register read	101	Indicates was in slot 5 during register read	110	Indicates was in slot 6 during register read	111	Indicates was in slot 7 during register read
				Register Value	SEQ Counter																	
				000	Sequencing has completed or not started.																	
				001	Indicates was in slot 1 during register read																	
				010	Indicates was in slot 2 during register read																	
				011	Indicates was in slot 3 during register read																	
				100	Indicates was in slot 4 during register read																	
				101	Indicates was in slot 5 during register read																	
110	Indicates was in slot 6 during register read																					
111	Indicates was in slot 7 during register read																					

## 0x0A LDSW\_RCB Register ----RCB Function Selection. Default = 0x00

This register enables the function blocking the current of load switch when the output voltage is higher than input.

Bit	Name	Default	Type	Description
7	Rev.	0	R	Reserved
6	Rev.	0	R	Reserved
5	ldsw6_rcb	0	R/W	LDSW6 reverse current blocking function: 0b:Disable 1b: Enable
4	ldsw5_rcb	0	R/W	LDSW5 reverse current blocking function: 0b:Disable 1b: Enable
3	ldsw4_rcb	0	R/W	LDSW4 reverse current blocking function: 0b:Disable 1b: Enable
2	ldsw3_rcb	0	R/W	LDSW3 reverse current blocking function: 0b:Disable 1b: Enable
1	ldsw2_rcb	0	R/W	LDSW2 reverse current blocking function: 0b:Disable 1b: Enable
0	ldsw1_rcb	0	R/W	LDSW1 reverse current blocking function: 0b:Disable 1b: Enable

# ET3166

## 0x0B LDSW\_STA Register ----LDSW Status Register. Default = 0x00

Bit	Name	Default	Type	Description
7	Rev.	0	R	Reserved
6	Rev.	0	R	Reserved
5	ldsw6_sta	0	R	LDSW6 Status Bit: 0b:Turn off Status 1b: Turn on Status
4	ldsw5_sta	0	R	LDSW5 Status Bit: 0b:Turn off Status 1b: Turn on Status
3	ldsw4_sta	0	R	LDSW4 Status Bit: 0b:Turn off Status 1b: Turn on Status
2	ldsw3_sta	0	R	LDSW3 Status Bit: 0b:Turn off Status 1b: Turn on Status
1	ldsw2_sta	0	R	LDSW2 Status Bit: 0b:Turn off Status 1b: Turn on Status
0	ldsw1_sta	0	R	LDSW1 Status Bit: 0b:Turn off Status 1b: Turn on Status

## 0x69 SOFTRST\_CTR Register ----Software Reset Signal. Default = 0x00

Write B0H to this register will be produced a reset signal, this signal will reset all the registers to the default value.

Bit	Name	Default	Type	Description
7:0	softrst_ctr	00H	R/W	Write B0H to this register will reset all the registers to default value, the read value always keep "00H".

# ET3166

## Absolute Maximum Ratings

Items		Rating	Unit
POWER IN/OUT Pins Voltage (IN1,IN2,IN34,IN56,OUT1,OUT2,OUT3.OUT4,OUT5,OUT6,VSYS)		-0.3 to 6.0	V
Other Pin Voltage		-0.3 to V <sub>sys</sub> +0.3	V
Each Load Switch Maximum Load Current		2.0	A
Maximum Power Consumption		1200	mW
Operating Junction Temperature		-40 to 150	°C
Storage Temperature		-65 to 150	°C
Lead Temperature (Soldering, 10 sec)		300	°C
ESD	HMB	±2000	V
	CDM	±500	V

## Electrical Characteristics

Unless otherwise noted , C<sub>VSYS</sub>=1uF , T<sub>A</sub> = -40 °C ~85 °C. Typical values are at. T<sub>A</sub>=25 °C

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V <sub>VSYS</sub>	VSYS Voltage Range		1.6		5.5	V
I <sub>Q_ON</sub>	VSYS Current	Active mode: V <sub>EN</sub> =V <sub>VSYS</sub> and Enable chip by I <sup>2</sup> C			1	μA
I <sub>Q_OFF</sub>		V <sub>EN</sub> =0V and V <sub>ADDR</sub> =V <sub>SCL</sub> =V <sub>SDA</sub> =0 or V <sub>ADDR</sub> =V <sub>SCL</sub> =V <sub>SDA</sub> =V <sub>VSYS</sub>			1	μA
R <sub>EN</sub>	EN pin pull down Resistance		8	12		MΩ
I <sub>EN</sub>	EN Leakage	V <sub>EN</sub> =5V			0.6	μA
V <sub>ENH</sub>	EN Input Voltage High		1.4			V
V <sub>ENH1</sub>	EN Input Voltage High	V <sub>sys</sub> =1.8V	1.1			V
V <sub>ENL</sub>	EN Input Voltage Low				0.3	V
V <sub>I2CH</sub>	SCL/SDA Input Voltage High		1.4			V
V <sub>I2CH1</sub>	SCL/SDA Input Voltage High	V <sub>sys</sub> =1.8V	1.1			V
V <sub>I2CL</sub>	SCL/SDA Input Voltage Low				0.3	V
V <sub>OL</sub>	SDA Logic Low Output	3mA Sink			0.4	V
I <sub>I2C</sub>	SCL/SDA Input Current	EN=0 and V <sub>SCL</sub> =V <sub>SDA</sub> =V <sub>VSYS</sub> or V <sub>SCL</sub> =V <sub>SDA</sub> =0		0.1		uA
F <sub>SCL</sub>	SCL Clock Frequency				400	kHz

# ET3166

## Electrical Characteristics(Continued)

Unless otherwise noted,  $V_{IN1} = V_{IN2} = V_{IN34} = V_{IN56} = 1.2$  to  $5.5V$ ,  $T_A = -40$  to  $+85^{\circ}C$ ;

Typical values are at  $V_{INX} = 3.3V$  and  $T_A = 25^{\circ}C$ .  $V_{SYS} = 1.6V$  to  $5.5V$

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Basic Operation						
$V_{INX}$	Input Voltage		1.2		5.5	V
$I_{QX(OFF)}$	Off Supply Current of one channel LS $T_A = 25^{\circ}C$	$V_{EN} = GND, V_{OUTX}$ floating, $V_{INX} = 5V$			0.5	$\mu A$
		$V_{EN} = GND, V_{OUTX}$ floating, $V_{INX} = 3.3V$			0.5	
		$V_{EN} = GND, V_{OUTX}$ floating, $V_{INX} = 1.8V$			0.5	
$I_{SD}$	Shutdown Current of one channel LS $T_A = 25^{\circ}C$	$V_{EN} = GND, V_{OUTX} = 0V, V_{INX} = 5V$			0.5	$\mu A$
		$V_{EN} = GND, V_{OUTX} = 0V, V_{INX} = 3.3V$			0.5	
		$V_{EN} = GND, V_{OUTX} = 0V, V_{INX} = 1.8V$			0.5	
$I_Q$	Quiescent Current of one channel LS $T_A = 25^{\circ}C$ (RCB off)	$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 5V$			0.5	$\mu A$
		$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 3.3V$			0.5	
		$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 1.8V$			0.5	
$I_{Q\_R}$	Quiescent Current of one channel LS $T_A = 25^{\circ}C$ (RCB on)	$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 5V$		1.5	4	$\mu A$
		$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 3.3V$		0.9	2.5	
		$V_{EN} = V_{SYS}, I_{OUTX} = 0mA, V_{INX} = 1.8V$		0.3	0.8	
$R_{ON}$	On-Resistance $T_A = 25^{\circ}C$	$V_{INX} = 5V, I_{OUTX} = 200mA$		52	70	$m\Omega$
		$V_{INX} = 3.3V, I_{OUTX} = 200mA$		66	85	
		$V_{INX} = 1.8V, I_{OUTX} = 200mA$		120	150	
$R_{PD}$	OUT pin Discharge Resistance (default)	$V_{INX} = 3.3V, EN = 0V, V_{OUTX} = 1V, T_A = 25^{\circ}C$		66	100	$\Omega$
True Reverse Current Blocking						
$V_{T\_RCB}$	RCB Protection Trip Point	$V_{OUT} - V_{INX}$		60		mV
$V_{R\_RCB}$	RCB Protection Release Trip Point	$V_{INX} - V_{OUT}$		65		mV
	RCB Hysteresis			125		mV
$I_{SD\_OUT}$	$V_{OUT}$ Shutdown Current	LSW off, $V_{OUT} = 5.0V, V_{IN} = \text{Short to GND}$		1.4		$\mu A$
$T_{RCB\_ON}$	RCB Response Time when Device ON <sup>(1)</sup>	$V_{OUT} - V_{IN} = 200mV, V_{ON} = \text{High}$		3		$\mu S$
$T_{RCB\_OFF}$	RCB Response Time Device OFF <sup>(1)</sup>	$V_{IN} - V_{OUT} = 200mV, V_{ON} = \text{High}$		4		$\mu S$
Dynamic Characteristics: See Definitions Below (default mode)						
$t_{DON}$	Turn-On Delay <sup>(1,2)</sup>	$V_{INX} = 3.3V, R_L = 150\Omega, C_L = 0.1\mu F, T_A = 25^{\circ}C$		270		$\mu s$
$t_R$	$V_{OUT}$ Rise Time <sup>(1,2)</sup>			340		
$t_{DON}$	Turn-On Delay <sup>(1,2)</sup>	$V_{INX} = 3.3V, R_L = 500\Omega, C_L = 0.1\mu F, T_A = 25^{\circ}C$		250		
$t_R$	$V_{OUT}$ Rise Time <sup>(1,2)</sup>			320		


# ET3166

$t_{DOFF}$	Turn-Off Delay <sup>(1,2)</sup>	$V_{INX} = 3.3V, R_L = 150\Omega,$ $C_L = 0.1\mu F, T_A = 25^\circ C$		0.8		US
$t_F$	$V_{OUT}$ Fall Time <sup>(1,2)</sup>			10.5		
$t_{DOFF}$	Turn-Off Delay <sup>(1,2)</sup>	$V_{INX} = 3.3V, R_L = 500\Omega,$ $C_L = 0.1\mu F, T_A = 25^\circ C$		1.1		US
$t_F$	$V_{OUT}$ Fall Time <sup>(1,2)</sup>			14		
$t_{DON}$	Turn-On Delay <sup>(1,2)</sup>	$V_{INX} = 1.8V, R_L = 150\Omega,$ $C_L = 0.1\mu F, T_A = 25^\circ C$		560		US
$t_R$	$V_{OUT}$ Rise Time <sup>(1,2)</sup>			560		
$t_{DOFF}$	Turn-Off Delay <sup>(1,2)</sup>	$V_{INX} = 1.8V, R_L = 150\Omega,$ $C_L = 0.1\mu F, T_A = 25^\circ C$		0.9		
$t_F$	$V_{OUT}$ Fall Time <sup>(1,2)</sup>			12.6		


## Notes:

1. This parameter is guaranteed by design and characterization; not production tested.
2.  $t_{DON}$  /  $t_{DOFF}$  /  $t_R$  /  $t_F$  are defined in Figure 3.


## Timing Diagram




EN Pin Control  $V_{OUT}$  when LDSW\_EN register had already enabled



EN Pin Control  $V_{OUT}$  when LDSW\_EN register had already enabled



LDSW\_EN register Control  $V_{OUT}$  when EN Pin had already set to high level



$V_{OUT}$   $T_R$   $T_F$  Waveform

Figure 7.


## I<sup>2</sup>C Mode Timing

Symbol	Parameter	Min	Typ	Max	Unit
$F_{SCL}$	SCL Clock Frequency	0	-	400	KHz
$t_{BUF}$	Bus Free Time Between a STOP and START Condition	1.3	-	-	$\mu s$
$t_{HD:STA}$	Hold Time(Repeated) START Condition	0.6	-	-	$\mu s$
$t_{LOW}$	Low Period of SCL Clock	1.3	-	-	$\mu s$
$t_{HIGH}$	HIGH Period of SCL Clock	0.6	-	-	$\mu s$
$t_{SU:STA}$	Setup Time for a Repeated START Condition	0.6	-	-	$\mu s$
$t_{HD:DAT}$	Data Hold Time	-	-	0.9	$\mu s$
$t_{SU:DAT}$	Data Setup Time	100	-	-	ns
$t_R$	Data Hold Time2	$20+0.1Cb^{(3)}$	-	300	ns
$t_F$	Data Hold Time2	$20+0.1Cb^{(3)}$	-	300	ns
$t_{SU:STO}$	Setup Time for STOP Condition	0.6	-	-	$\mu s$


**Note3:** Cb=total capacitance of one bus line in PF.

# ET3166

## I<sup>2</sup>C mode Timing Diagram




## Application Circuits



# ET3166

## Package Dimension


WLCSP-16



COMMON DIMENSIONS  
(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	0.430	0.480	0.530
A1	0.110	0.130	0.150
A2	0.320	0.350	0.380
b	0.140	0.160	0.180
D	1.520	1.540	1.560
E	1.520	1.540	1.560
e	0.350BSC		


## Recommended PCB Layout




Recommended Land Pattern

Unit:mm

## Tape Information



Marking



36 = Part Number  
XXXXX = Tracking Number

## Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2021-5-31	Initial Version	Wuxj	Wuxj	Liujoy
1.1	2021-11-4	Add VIH@VSYS =1.8V	Wuxj	Wuxj	Liujoy
1.2	2022-8-21	Update Typeset	ShiB	Wuxj	Liujoy