

## **High-Current Over-voltage Protectors**

## with Adjustable OVLO

### **General Description**

ET9551M can disconnect the systems from its output pin(OUT) in case wrong input operating conditions are detected. The input voltage can be up to 28V. The internal overvoltage threshold (OVLO) is 12.1V, and also can be adjusted by external resistors. ET9551M has internal Thermal-Shutdown Protection function.

The device is packaged in advanced full-Green compliant FCQFN-12 1.8mm×1.3mm package.

### Features

- 4.8A Continuous Current Capability
- Typical R<sub>ON</sub>: 32mΩ N-Channel MOSFET
- V<sub>IN</sub> Operating Range: 2.5V to 28V
- Overvoltage Lockout: V<sub>OVLO</sub>=12.1V(TYP)
- Overvoltage-Protection Response Time: 50ns(TYP)
- OVLO Threshold Range: +4V to +24V
- Startup Debounce Time:21ms(TYP)
- Internal Thermal-Shutdown Protection
- Surge immunity to ±100V
- ESD Protected(HBM) to ±4KV
- Pat No. and Package

Part No.	Package		
ET9551M	FCQFN-12 (1.8mm×1.3mm)		

#### Application

- Smartphones, Tablet PC
- HDD, Storage and Solid State Memory Devices
- Portable Media Devices, Laptop & MID
- SLR Digital Cameras
- GPS and Navigation Equipment
- Industrial Handheld and Enterprise Equipment

## Pin Configuration



## Pin Function

Pin	Name	Description			
A1	ĒN	Device Enable. Active low.			
A2,A3,B2	OUT	Output Voltage. Output of internal switch. Connect OUT pins together for proper operation.			
A4,B4,C4	GND	Ground. Connect GND pins together for proper operation.			
B1	BUS_DET	Regulation output of VBUS.			
B3,C2,C3	IN	Voltage Input. Connect IN pins together for proper operation.			
		External OVLO Adjustment. Connect OVLO to GND when using the internal			
C1 OVLO		threshold. Connect a resistor-divider to OVLO to set a different OVLO threshold;			
		this external resistor-divider is completely independent of the internal threshold.			

# ET9551M

## Block Diagram



### Functional Description

The OVP switch with overvoltage protection feature a low  $32m\Omega(TYP)$  on-resistance(R<sub>ON</sub>) internal FET and protect low-voltage systems against voltage faults up to  $28V_{DC}$ . If  $\overline{EN}$  is in the logic low state, when the input voltage(V<sub>IN</sub>) exceeds 12.1V, the internal FET is quickly turned off to prevent damage to the protected downstream components. If  $\overline{EN}$  is in the logic high state. The ET9551M will disables the protect low-voltage system.

### **Over-voltage Protection**

When input (OVLO) is set lower than 0.2V. The overvoltage protection threshold is 12.1V.

The overvoltage protection threshold can also be adjusted by external resistors when input (OVLO) is set higher than 0.3V.

$$V_{IN_OVLO} = V_{OVLO_TH} \times (1 + R1/R2)$$

*Note:* V<sub>OVLO\_TH</sub> = 1.2V(TYP)

### Thermal Shutdown

The internal FET turns off when the junction temperature exceeds +150°C (TYP). The device exits thermal shutdown after the junction temperature cools by 20°C (TYP).

### USB OTG Operation

If  $V_{IN}=0V$  and OUT is supplied by OTG voltage, the body diode of the OVP switch conducts current from OUT to IN and the voltage drop from OUT to IN is approximately 0.7V. When place  $\overline{EN}$  pin in the logic low state and  $V_{IN}>V_{UVLO}$ , internal charge pump begins to open the OVP switch after debounce time. After switch is fully on, current is supplied through switch channel and the voltage drop from OUT to IN is minimum. When place

## ET9551M

 $\overline{\text{EN}}$  pin in the high state, the OVP switch will not turn ON unless  $\overline{\text{EN}}$  pin is pulled LOW, the high forward voltage drop of 0.7V and consequent high power dissipation will remain. It is highly recommended to place  $\overline{\text{EN}}$  pin in the logic low state in all OTG applications.

Please note in OTG mode, under no circumstance should any load, or any voltage be connected to BUS\_DET.

### Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the switch turns on into load capacitor or short-circuit, a capacitor  $0.1\mu$ F or lager must be placed between the IN and GND pins.

### **Output Capacitor**

A  $1\mu F$  or lager capacitor should be placed between the OUT and GND pins.

### Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameters	Min	Max	Unit	
VIN	VIN to GND			-2.0 <sup>(1)</sup>	29	V
Vout		VOUT to GND		-0.3	28	V
Vovlo		OVLO to GND		-0.3	7	V
V/EN		EN to GND		-0.3	7	V
VBUS_DET		BUS_DET to GND		-0.3	10	V
Isw1	Maximur	n Continuous Current of sv	witch IN-OUT		4.8	А
lsw2	Maximun	Peak Current of switch IN	N-OUT(10ms)		8	А
Po	Power Dissipation at T <sub>A</sub> = +25°C				1.4	W
Tstg	Storage Junction Temperature			-65	+150	°C
TA	Operating Temperature Range			-40	+85	°C
TSOLD	Soldering Temperature (reflow).				+260	°C
TJ	N	Max Junction Temperature			+150	°C
		IEC 61000-4-2	Air Discharge	15.0		
	D Electrostatic Discharge Capability	System Level ESD	Contact Discharge	8.0		
ESD		Human Body Model,		>4.0		kV
ESD		JEDEC JS-001-2012	All Pins			
		Charged Device Model,		>1.5		
		JESD22-C101	All Pins			
Surgo		IEC 61000-4-5,	VBUS	±100		V
Surge		Surge Protection		ΞΊΟΟ		v

Note1: Pulsed, 50ms maximum non-repetitive.

### **Electrical Characteristics**

Unless otherwise noted, V<sub>IN</sub>=2.5V to 28V, T<sub>A</sub>=-40°C to 85°C, Typical values are at V<sub>IN</sub>=5V, I<sub>IN</sub>≤2A, C<sub>IN</sub>=0.1 $\mu$ F and T<sub>A</sub>=25°C.

Symbol	Parameters	Conditions Min Typ		Тур	Max	Unit
TVS Charact				51		
V <sub>BR</sub>	Reverse Breakdown Voltage	vn I <sub>T</sub> =10mA, T <sub>A</sub> =25°C 29 32		36	V	
IPP	Peak Pulse Current <sup>(2)</sup>	t <sub>p</sub> =8/20μs(+100V), T <sub>A</sub> =25°C	25	32.5	44	Α
Vc	Clamping Voltage <sup>(2)</sup>	I <sub>PP</sub> =32.5A, t <sub>p</sub> =8/20µs, T <sub>A</sub> =25°C	22	35	45	V
I <sub>PP_NEG</sub>	Reverse Peak Pulse Current <sup>(2)</sup>	t <sub>p</sub> =8/20µs(-100V surge) , T <sub>A</sub> =25°C	-40	-48.5	-55	А
$V_{C\_NEG}$	Reverse Clamping Voltage <sup>(2)</sup>	I <sub>PP</sub> =-48.5A, t <sub>p</sub> =8/20μs, T <sub>A</sub> =25°C	-1	-3	-6	V
VF	Forward Voltage	I⊧=10mA, T <sub>A</sub> =25°C	0.2	0.6	0.9	V
Basic Operat	tion					
V <sub>IN</sub>	Input Voltage		2.5		28	V
lin	VIN Quiescent Current	$V_{IN}$ =5V, $V_{/EN}$ =0V, OUT floating	110	150	220	μA
I <sub>IN_OVLO</sub>	OVLO Supply Current	$V_{IN}$ =15V, $V_{/EN}$ =0V, OUT floating	160	200	260	μA
Ron	On-Resistance of Switch IN-OUT	V <sub>IN</sub> =5.0V, I <sub>OUT</sub> =1A, T <sub>A</sub> =25°C	25 32		53	mΩ
Vovlo	Overvoltage Protect of V <sub>IN</sub>	V <sub>IN</sub> Rising	11.8	11.8 12.1		V
	Overvoltage Protect hysteresis of V <sub>IN</sub>		0.15	0.30	0.45	V
	Adjustable OVLO Threshold Range		4		24	V
Vovlo_th	OVLO Set Threshold		1.18	1.2	1.22	V
Vovlo_sele ct	External OVLO Select Threshold		0.2		0.3	V
V <sub>DET1</sub>	Regulation Output of BUS_DET	V <sub>IN</sub> =5V, V <sub>/EN</sub> =0V, I <sub>DET</sub> =1mA and C <sub>BUS_DET</sub> =1µF	4.8			V
V <sub>DET2</sub>	Regulation Output of BUS_DET	V <sub>IN</sub> =9V, V <sub>/EN</sub> =0V, I <sub>DET</sub> =10mA and C <sub>BUS_DET</sub> =1µF	6 6.7		7.5	V
M	Undervoltage	V <sub>IN</sub> Rising	1.7	2.0	2.5	V
$V_{UVLO}$	Protect of VIN	V <sub>IN</sub> Falling	1.5	1.8	2.3	V
Iovlo	OVLO Input Leakage Current	Vovlo=Vovlo_th	-100		100	nA
VIH	EN Input Logic High Voltage	V <sub>IN</sub> =2.5V to 28V	1.4			V

## Electrical Characteristics (Continued)

Symbol	Parameters	Conditions Min		Тур	Max	Unit
V <sub>IL</sub>	EN Input Logic Low Voltage	$V_{IN}$ =2.5V to 28V			0.3	V
TSHDN	Thermal Shutdown <sup>(2)</sup>			150		°C
TSHDN_HYS	Thermal-Shutdown Hysteresis <sup>(2)</sup>			20		°C
Dynamic Cha	Dynamic Characteristics: see figure					
tdeb	Debounce Time	Time from V <sub>UVLO</sub> <v<sub>IN&lt; V<sub>OVLO</sub> to V<sub>OUT</sub>=10% of V<sub>IN</sub></v<sub>		21	32	ms
tss	Soft-Start time Time from V <sub>UVLO</sub> <v<sub>IN&lt; V<sub>OVLO</sub> to V<sub>OUT</sub>=90% of V<sub>IN</sub></v<sub>			23	35	ms
toff_res	Switch Turn-off Response Time <sup>(2)</sup>	R <sub>L</sub> =100Ω, No C <sub>L</sub> , V <sub>IN</sub> > V <sub>OVLO</sub> to V <sub>OUT</sub> stop rising		50	80	ns

*Note2:* This parameter is guaranteed by design and characterization.

## Timing Waveform



## **Application Circuits**



\*: This application circuit is for reference only.

7

## Package Dimension

### FCQFN-12



## Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2024-05-27	Official Version	Wuhesong	Wum	Liujy
1.1	2024-06-11	Update parameters	Wuhesong	Wum	Liujy