12.4V, 7A Fully-Integrated Synchronous

Boost Converters

General Description

The ET84501 is a fully-integrated synchronous boost converter with a $19m\Omega$ main power switch and a $23m\Omega$ rectifier switch. The device provides a high-efficiency and small-size power solution for portable equipment. The ET84501 features a wide input voltage range from 2.7V to 12V to support applications powered with single-cell or two-cell Lithium ion/polymer batteries. The ET84501 has 7A continuous switch current capability and provides output voltage up to 12.4V.

The ET84501 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate to heavy load condition, the ET84501 works in the pulse width modulation (PWM) mode. In light load condition, the ET84501 works in the pulse frequency modulation (PFM) mode to improve the efficiency, while the ET84501 still works in the PWM mode to avoid application problems caused by low switching frequency. The switching frequency in PWM mode is adjustable from 200kHz to 2.2MHz. The ET84501 also implements a built-in 3ms soft start function and an adjustable peak switch current limit function. In addition, the device provides 13.0V output over-voltage protection, cycle-by-cycle over-current protection, and thermal shutdown protection.

Features

- Input Voltage Range: 2.7 to 12V
- Output Voltage Range: 4.5 to 12.4V
- Up to 90% Efficiency at V_{IN} = 3.3V, V_{OUT} = 9V, and I_{OUT} = 2A
- Resistor-Programmable Peak Current Limit up to 11.5A for High Pulse Current
- Adjustable Switching Frequency: 200kHz to 2.2MHz
- 3ms Built-in Soft Start Time
- PFM Operation Mode at Light Load
- Output Over-voltage Protection at 13.0V
- Cycle-by-Cycle Over-current Protection
- Thermal Shutdown
- 2.00mm × 2.50mm UQFN11 Package

Applications

- Portable POS Terminal
- Bluetooth™ Speaker
- Quick Charge Power Bank

Pin Configuration



Pin Function

Pin Name	Pin No.	I/O	Pin Function		
FSW	FSW 1 I				The switching frequency is programmed by a resister between this pin and
		-	the SW pin.		
VCC 2		0	Output of the internal regulator. A ceramic capacitor of more than $1.0\mu F$ is		
100	L	0	required between this pin and ground.		
FB	3	I	Output voltage feedback.		
COMP 4 O		0	Output of the internal error amplifier. The loop compensation network should		
CONF	4	0	be connected between this pin and the GND pin.		
GND	5	PWR	Ground		
VOUT	6	PWR	Boost converter output.		
EN	7	1	Enable logic input. Logic high level enables the device. Logic low level		
EIN	7	I	disables the device and turns it into shutdown mode.		
ILIM			Adjustable switching peak current limit. An external resister should be		
	8	0	connected between this pin and the GND pin.		
VIN	9	I	IC power supply input.		
воот	40	0	Power supply for high-side MOSFET gate driver. A capacitor must be		
воот	10	10 O	connected between this pin and the SW pin.		
			The switching node pin of the converter. It is connected to the drain of the		
SW	11	PWR	internal low-side power MOSFET and the source of the internal high-side		
				power MOSFET.	

Block Diagram



Overview

The ET84501 is a synchronous boost converter, integrating a $19m\Omega$ main power switch and a $23m\Omega$ rectifier switch with adjustable switch current up to 11.5A. It is capable to output continuous power more than 18W from input of a single cell Lithium-ion battery or two-cell Lithium-ion batteries in series. The ET84501 operates at a quasi-constant frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load current, the ET84501 operates in PFM mode . The PFM mode brings high efficiency over the entire load range. The converter uses the constant off-time peak current mode control scheme, which provides excellent line and load transient response with minimal output capacitance. The external loop compensation brings flexibility to use different inductors and output capacitors. The ET84501 supports adjustable switching frequency ranging from 200kHz to 2.2MHz. The device implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The current limit is set by an external resistor.

Functional Description

Under-voltage Lockout (UVLO)

An under-voltage lockout (UVLO) circuit stops the operation of the converter when the input voltage drops below the typical UVLO threshold of 2.1V. A hysteresis of 600mV is added so that the device cannot be enabled again until the input voltage goes up to 2.7V.

Enable and Disable

When the input voltage is above maximal UVLO rising threshold of 2.7V and the EN pin is pulled above the high threshold, the ET84501 is enabled. When the EN pin is pulled below the low threshold, the ET84501 goes into shutdown mode. The device stops switching in shutdown mode and consumes less than 3μ A current. Because of the body diode of the high-side rectifier FET, the input voltage goes through the body diode and appears at the V_{OUT} at shutdown mode.

Soft Start

The ET84501 implements the soft start function to reduce the inrush current during start-up. The ET84501 begins soft start when the EN pin is pulled to logic high voltage. The soft start time is typically 3ms.

Adjustable Switching Frequency

The ET84501 features a wide adjustable switching frequency ranging from 200kHz to 2.2MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the ET84501. Do not leave the FSW pin open. Use Equation 1 to calculate the resistor value required for a desired frequency.

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}}\right)}{C_{FREQ}}$$
(1)

where

- R_{FREQ} is the resistance connected between the FSW pin and the SW pin
- CFREQ = 32pF
- fsw is the desired switching frequency
- t_{DELAY} = 72ns
- V_{IN} is the input voltage
- VOUT is the output voltage

Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch turns off immediately as long as the peak switch current touches the limit. The peak inductor current can be set by selecting the correct external resistor value correlating with the required current limit. Use Equation 2 to calculate the correct resistor value for the ET84501.

$$I_{\text{LIM}} = \frac{1180}{\mathsf{R}_{\text{ILIM}}} \tag{2}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground, unit is kΩ.
- I_{LIM} is the switch peak current limit, unit is A.

For a typical current limit of 9.3A, the resistor value is $127k\Omega$ for the ET84501.

Overvoltage Protection

If the output voltage at the V_{OUT} pin is detected above the overvoltage protection threshold of 13.0V (typical value), the ET84501 stops switching immediately until the voltage at the V_{OUT} pin drops the hysteresis voltage lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage due to excessive heat and power dissipation. Typically, the thermal shutdown happens at the junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 120°C, then the device starts switching again.

Device Functional Modes

Operation

The synchronous boost converter operates at a quasi-constant frequency pulse width modulation(PWM) in moderate to heavy load condition. Based on the V_{IN} to V_{OUT} ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips, and turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Since the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch is turned on again and the switching cycle is repeated. In light load condition, the ET84501 implements PFM mode for applications requiring high efficiency at light load.

PFM Mode

The ET84501 improves the efficiency at light load with PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. Once the current through the high-side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of I_{LIM} / 10, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the ET84501 delivers, the output voltage increases above the nominal setting output voltage. The ET84501 extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 1.5% higher than the nominal setting voltage. With the PFM operation mode, the ET84501 keeps the efficiency above 70% even when the load current decreases to 1mA. At light load, the output voltage ripple is much smaller due to low peak inductor current. Refer to Figure 1.



Absolute Maximum Ratings

Symbol	Parameters		Min	Мах	Unit
	BOOT		-0.3	SW + 7	
	VIN, SW, FSW, VOUT		-0.3	14.5	
V _{MAX} ⁽²⁾	SW(10ns transient)		-3.5	19	V
	EN, VCC, COMP, N	10DE	-0.3	7	
	ILIM,FB		-0.3	3.6	
TJ	Operating junction temperature		-40	150	°C
T _{STG}	Storage temperature		-65	150	°C
Lu	Latch Up (JESD78F)			±200	mA
	Human Body Model,		±2.0		
ESD	per JEDEC JS-001-2012	All Pins	12.0		kV
ESD	Charged Device Model,		±1.5		κV
	per JESD22-C101	All Pins	±1.5		

Note1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note2: All voltage values are with respect to network ground terminal.

Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameters		Тур	Мах	Unit
V _{IN}	Input voltage range			12	V
Vout	Output voltage range			12.4	V
L	Inductance, effective value	0.47	2.2	10	μH
CIIN	Input capacitance, effective value	10			μF
Co	Output capacitance, effective value		47	1000	μF
TJ	Operating junction temperature	-40		125	°C
TA	Operating temperature range	-40		85	°C

Electrical Characteristics

$V_{IN} = 2.7 \text{ V to } 5.5 \text{ V}, V_{OUT} = 9 \text{ V}, T_{A} = -$	-40°C to 85°C. Typical values are	at $T_{A} = 25^{\circ}C$, unless otherwise noted.

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
POWER SU	PPLY					
VIN	Input voltage range		2.7		12	V
<i>\</i> /	Under-voltage lockout	V _{IN} rising	2.5	2.6	2.7	V
$V_{\text{IN}_{\text{UVLO}}}$	(UVLO) threshold	V _{IN} falling	1.9	2.0	2.1	V
VIN_HYS	V _{IN} UVLO hysteresis			600		mV
Vcc	regulation voltage	lcc=2mA,Vıℕ=8V	4.5	5.1	5.7	V
Vcc_uvlo	UVLO threshold	Vcc falling	1.95	2.1	2.25	V
	Quiescent current	IC enchlad Na land	0.1	4	F	
	from the V_{IN}	IC enabled, No load,	0.1	1	5	μA
lq	Operating quiescent	$V_{IN}=2.7V$ to 5.5V, $V_{FB} = 1.3V$,	50	100	200	
	current from the Vout	V _{OUT} = 12V,T _J ≤ 85°C	50	100	200	μA
laa	Shutdown current	IC disabled, V _{IN} =2.7V to 5.5V	0.1	1	5	μA
Isd	into the V_{IN}	T _J ≤ 85°C	0.1	1		
OUTPUT			-	-		
Vout	Output voltage range		4.5		12.4	V
\/	Reference voltage at the	PFM mode ⁽³⁾		1.224		V
VREF	FB pin	PWM mode	1.188	1.212	1.236	V
I _{FB_LKG}	FB pin leakage current	V _{FB} = 1.2V			100	nA
Vovp	Output overvoltage	V _{OUT} rising	12.7	13.0	13.4	V
VOVP	protection threshold	vournsing				
	Output overvoltage		0.15	0.25	0.35	V
Vovp_hys	protection hysteresis	Vout falling below Vovp				
tss	Soft startup time	Couт(effective) = 47µF, Iouт=0A	1	3	5	ms
ERROR AMP	PLIFIER					
Isink	COMP pin sink current	$V_{FB} = V_{REF} + 200 mV,$ $V_{COMP} = 2.2 V$	13	20	27	μA
ISOURCE	COMP pin source current	$V_{FB} = V_{REF} - 200 mV,$ $V_{COMP} = 2.2 V$	13	20	27	μA
Vcclp_h	High clamp voltage $V_{FB} = 1V, R_{ILIM} = 100k\Omega$		2.1	2.5	2.9	V
V _{CCLP_L}	Low clamp voltage at the COMP pin	V_{FB} = 1.4V, R_{ILIM} = 100k Ω ,	1.4	1.8	2.2	V
Gea	Error amplifier trans conductance	V _{COMP} = 2.2V	150	190	250	μS

Electrical Characteristics (Continued)

Symbol	Parameters	Conditions	Min	Тур	Max	Unit		
POWER SW	POWER SWITCH							
R _{DS(on)}	High-side MOSFET	V _{CC} = 5.1V		23	40	mΩ		
	on-resistance	VCC = 5.1V		23	40	11152		
	Low-side MOSFET	V _{CC} = 5.1V		19	30	mΩ		
	on-resistance	VCC - 0.1V		13	50	11132		
SWITCHING	FREQUENCY							
f _{sw}	Switching frequency	R _{FSW} = 240kΩ	400	500	600	kHz		
ISW	Switching requercy	R _{FSW} = 100kΩ	900	1100	1300	kHz		
Ton_min	Minimum on time	$V_{\rm CC} = 5.1 V^{(3)}$		90	180	ns		
CURRENT L	IMIT							
ILIM	Peak switch current limit	R _{ILIM} = 127kΩ	7.9	9.3	10.7	А		
ILIM	Peak Switch current innit	$R_{ILIM} = 100k\Omega$	9.8	11.5	13.2	А		
VILIM	Internal reference voltage at ILIM pin		1.188	1.212	1.236	V		
VILIM			1.100			V		
EN LOGIC IN	IPUT							
$V_{\text{EN}_{\text{H}}}$	EN Logic high threshold		1.2		5	V		
$V_{\text{EN}_{L}}$	EN Logic low threshold		0		0.4	V		
R _{EN} EN pull-down resistor			600	980	1550	kΩ		
THERMAL S	HUTDOWN							
Ŧ	Thermal shutdown		135	150	165	°C		
T _{SD}	threshold ⁽³⁾		155	150	105	U		
Talina	Thermal shutdown		20	30	40	°C		
T _{D_HYS}	hysteresis ⁽³⁾		20	30	40	C		

Note3: Guaranteed by design.

Application Circuits



Design Requirements

Design Parameters	Example Values
Input voltage range	3.0 to 4.35V
Output voltage	9V
Output voltage ripple	100mV peak to peak
Output current rating	2A
Operating frequency	500kHz
Operation mode at light load	PFM

Detailed Design Procedure

Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the ET84501. The resistor value required for a desired frequency can be calculated using Equation 3.

$$R_{FREQ} = \frac{4 \times \left(\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}}\right)}{C_{FREQ}}$$
(3)

where

- RFREQ is the resistance connected between the FSW pin and the SW pin
- C_{FREQ} = 32 pF
- fsw is the desired switching frequency
- t_{DELAY} = 72 ns
- V_{IN} is the input voltage
- VOUT is the output voltage

Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Use Equation 4 to calculate the correct resistor value:

$$I_{\text{LIM}} = \frac{1180}{R_{\text{ILIM}}} \tag{4}$$

where

- R_{ILIM} is the resistance connected between the ILIM pin and ground, unit is k Ω .
- ILIM is the switch peak current limit, unit is A.

For a typical current limit of 9.3A, the resistor value is $127k\Omega$. Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 0.8A lower than the value calculated by Equation 4. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the ET84501 does not hit the current limit and still can regulate the output voltage in these conditions.

Setting Output Voltage

The output voltage is set by an external resistor divider. Typically, a minimum current of 10μ A flowing through the feedback divider gives good accuracy and noise covering. A standard $120k\Omega$ resistor is typically selected for low-side resistor R2. When the output voltage is regulated, the typical voltage at the FB pin is V_{REF}. Thus, the value of R1 is calculated as in Equation 5:

$$R1 = \frac{(V_{OUT} - V_{REF}) \times R2}{V_{REF}}$$
(5)

Inductor Selection

Because the selection of the inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The ET84501 is designed to work with inductor values between 0.47 and 10μ H. A 0.47 μ H inductor is typically available in a smaller or lower-profile package, while a 10μ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10μ H inductor can maximize the controller's output current capability.

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow Equation 6 to Equation 7 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in Equation 6.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$
(6)

- V_{OUT} is the output voltage of the boost regulator.
- I_{OUT} is the output current of the boost regulator.
- V_{IN} is the input voltage of the boost regulator.
- η is the power conversion efficiency.

Calculate the inductor current peak-to-peak ripple as in Equation 7.

$$IPP = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times fsw}$$
(7)

- IPP is the inductor peak-to-peak ripple.
- L is the inductor value.
- *f*_{sw} is the switching frequency.
- V_{OUT} is the output voltage.
- V_{IN} is the input voltage.

Therefore, the peak current, ILpeak, seen by the inductor is calculated with Equation 8.

$$I_{\text{Lpeak}} = I_{\text{DC}} + \frac{I_{\text{PP}}}{2}$$
(8)

Set the current limit of the ET84501 higher than the peak current I_{Lpeak}. Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the inductor's core loss. The ET84501 has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the inductor's DC resistance (DCR), equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally. Would recommend an inductor with lower DCR and ESR. However, there is a tradeoff among the inductor's inductance, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors.

Input Capacitor Selection

For good input voltage filtering, recommends low-ESR ceramic capacitors. The IN pin is the power supply for the ET84501. A 0.1μ F ceramic bypass capacitor is recommended as close as possible to the IN pin of the ET84501. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1.0μ F is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 10µF input capacitance is sufficient for most applications.

Output Capacitor Selection

For small output voltage ripple, recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22μ F ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating a capacitor's derating under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following Equation 9 and Equation 10 to calculate the minimum required effective capacitance Co:

$$V_{ripple_dis} = \frac{(V_{OUT} - V_{IN_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{O}}$$
(9)

$$V_{ripple_ESR} = I_{Lpeak} \times RESR$$
(10)

- V_{ripple_dis} is output voltage ripple caused by charging and discharging of the output capacitor.
- V_{ripple_ESR} is output voltage ripple caused by ESR of the output capacitor.
- V_{IN_MIN} is the minimum input voltage of boost converter.
- V_{OUT} is the output voltage.
- IOUT is the output current.
- I_{Lpeak} is the peak current of the inductor.

- *f*_{SW} is the converter switching frequency.
- R_{ESR} is the ESR of the output capacitors.

Loop Stability

The ET84501 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resistor R5, ceramic capacitors C5 and C8 is connected to the COMP pin.

The power stage small signal loop response of constant off time (COT) with peak current control can be modeled by Equation 11.

$$G_{PS}(S) = \frac{R_{O} \times (1-D)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_{P}}}$$
(11)

- D is the switching duty cycle.
- R₀ is the output load resistance.
- R_{sense} is the equivalent internal current sense resistor, which is 0.08Ω.
- f_P is the pole's frequency
- f_{ESRZ} is the zero's frequency
- f_{RHPZ} is the right-half-plane-zero's frequency

The D, f_{P} , f_{ESRZ} , and f_{RHPZ} can be calculated by following Equation 12:

$$D = 1 - \frac{V_{IN} \times \eta}{V_{OUT}}$$
(12)

• η is the power conversion efficiency

$$f_{P} = \frac{2}{2\pi \times Ro \times Co}$$
(13)

• C₀ is effective capacitance of the output capacitor

$$fesrz = \frac{1}{2\pi \times Resr \times Co}$$
(14)

• R_{ESR} is the equivalent series resistance of the output capacitor

$$f_{\text{RHPZ}} = \frac{\text{Ro} \times (1-D)^2}{2\pi \times L}$$
(15)

The COMP pin is the output of the internal trans conductance amplifier. Equation 16 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}$$
(16)

where

- GEA is the amplifier's trans conductance
- REA is the amplifier's output resistance
- V_{REF} is the reference voltage at the FB pin
- V_{OUT} is the output voltage
- f_{COMP1}, f_{COMP2} are the poles' frequency of the compensation network.
- f_{COMZ} is the zero's frequency of the compensation network.

The next step is to choose the loop crossover frequency, f_c . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency, f_{SW} , or 1/5 of the RHPZ frequency, f_{RHPZ} .

At the crossover frequency, the loop gain is 1. Thus the value of R5 can be calculated by Equation 17, then set the values of C5 and C6 (in ET84501 Single Cell Li-ion Battery to 9V/2A Output Converter) by Equation 18 and Equation 19.

$$R5 = \frac{2\pi \times Vout \times R_{sense} \times fc \times Co}{(1-D) \times VREF \times GEA}$$
(17)

• f_C is the selected crossover frequency

The value of C5 can be set by Equation 18.

$$C5 = \frac{Ro \times Co}{2R5}$$
(18)

The value of C6 can be set by Equation 19.

$$C6 = \frac{RESR \times CO}{R5}$$
(19)

If the calculated value of C6 is less than 10pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10dB gain margin eliminates output voltage ringing during the line and load transient.

Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7V to 12V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of 47μ F.

Layout

Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability andnoise problems. To maximize efficiency, switching rise time and fall time are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling. The input capacitor needs to be close to the IN pin and GND pin to reduce the input supply current ripple.

The most critical current path for all boost converters is from the switching FET, through the rectifier FET, then the output capacitors, and back to ground of the switching FET. This high current path contains nanosecond rise time and fall time, and should be kept as short as possible. Therefore, the output capacitor needs not only to be close to the OUT pin, but also to the GND pin to reduce the overshoot at the SW pin and OUT pin.

Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, PD(max), and keep the actual power dissipation less than or equal to PD(max). The maximum-power-dissipation limit is determined using Equation 20.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$
(20)

- T_A is the maximum ambient temperature for the application
- $R_{\theta JA}$ is the junction-to-ambient thermal resistance given in the Thermal Information table

The ET84501 comes in a thermally-enhanced QFN package. The pads underneath the package improve the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and pad connection. Using thick PCB copper and soldering the SW pin, OUT pin, and GND pin to large copper plate enhances the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.

Package Dimension



Marking



Reel Information



Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2023-03-27	Preliminary Version	Caojc	Lugy	Liujy
0.1	2024-05-31	Preliminary Version	Caojc	Lugy	Liujy
0.2	2024-12-17	Update Electrical Characteristics and Package	LiuCong	Lugy	Liujy
0.3	2024-12-22	Add Marking & Tape rell	LiuCong	Lugy	Liujy
0.4	2025-02-28	EC Table Update	LiuCong	Lugy	Liujy
0.5	2025-03-05	Add Latch Up	LiuCong	Lugy	Liujy

Revision History and Checking Table