# 2.5 MHz, Fixed-Output Synchronous Boost Regulator

#### **General Description**

The ET8210 is a low-power boost regulator. Even at minimum system battery voltage, the device maintains the output voltage regulation for a minimum output load current of 1A. The combination of built-in power transistors, synchronous rectification, and low supply current suit the ET8210 for battery-powered applications.

The ET8210 is available in a DFN8 (2mm ×2mm) .

#### Features

- Fixed Output Voltages: 5.4V
- Iout≥1A at Vout=5.4V, Vin≥ 2.7V
- Automatic Pass-Through Operation when VIN>VOUT
- Internal Synchronous Rectification
- Soft-Start with True Load Disconnect
- Short-Circuit Protection
- Three External Components: 0.47uH Inductor / 10uF Input / 22uF Output Capacitors
- Part No. and package

| Part No. Package |                   | MSL     |
|------------------|-------------------|---------|
| ET8210           | DFN8 (2mm x 2mm ) | Level 1 |

#### Application

- Class-D Audio Amplifier and USB OTG Supply
- Boost for Low-Voltage Li-Ion Batteries
- Smart Phones, Tablets, Portable Devices

## **Pin Configuration**



Note: EP is Exposed Pad

## **Pin Function**

| Pin No. | Pin Name | Description   |  |
|---------|----------|---|--|
| 1       | EN       | Enable. When this pin is HIGH, the circuit is enabled.                                |  |
| 2       | AGND     | nalog Ground. This is the signal ground reference for the IC. All voltage levels are  |  |
| 2       | XOND     | measured with respect to this pin-connect to PGND at a single point.                  |  |
|         |          | Power Ground. This is the power return for the IC. COUT capacitor should be           |  |
| 5       | FGND     | returned with the shortest path possible to these pins.                               |  |
| 4       | SW       | Switching Node. Connect to inductor.  |  |
| 5       | VIN      | Input Voltage. Connect to Li-Ion battery input power source; connect directly to CIN. |  |
| 6,7     | OUT      | Output Voltage. This pin is the output voltage terminal; connect directly to COUT.    |  |
| 8       | NC       | Not Connected.  |  |
| 9       | Exposed  | Should be connected to AGND and BGND  |  |
|         | Pad      |   |  |

# **ET8210**

## **Block Diagram**



## **Functional Description**

## **Circuit Description**

ET8210 is a synchronous boost regulator, typically operating at 2.5MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low VIN voltages. The regulator's pass-Through Mode automatically activates when V<sub>IN</sub> is above the boost regulator's set point.

| Operating Modes |                      |   |  |  |  |
|-----------------|----------------------|---|--|--|--|
| Mode            | Description          | Invoked When:                                       |  |  |  |
| LIN             | Linear Startup       | V <sub>IN</sub> >V <sub>OUT</sub>                   |  |  |  |
| SS              | Boost Soft-Start     | VIN <vout<vout(target)< td=""></vout<vout(target)<> |  |  |  |
| BST             | Boost Operating Mode | Vout=Vout(target)                                   |  |  |  |
| PT              | Pass-Through Mode    | VIN>VOUT(TARGET)                                    |  |  |  |

#### **Boost Mode Regulation**

The ET8210 uses a current-mode modulator to achieve excellent transient response and smooth transitions between CCM and DCM operation. During CCM operation, the device maintains a switching frequency of about 2.5MHz. In light-load operation (DCM), frequency is naturally reduced to maintain high efficiency.

#### Shutdown and Startup

When  $V_{IN}$ > $V_{UVLO}$ , EN voltage drop below  $V_{IL}$ , all bias circuits are off and the regulator is in Shutdown Mode. During shutdown, Current flow is prevented from VIN to VOUT, as well as reverse flow from VOUT to VIN. When  $V_{IN}$ > $V_{UVLO}$ ,EN voltage rise above  $V_{IH}$ ,the IC will Re-start .It is recommended to keep load current draw below 500mA until the devices successfully executes startup. The following table describes the startup sequence.

| • •        |                              |   |          |             |
|------------|------------------------------|---|----------|-------------|
| Start Mode | Entry                        | Exit                                      | End Mode | Timeout(us) |
| 1 1014     | $V_{IN}$ > $V_{UVLO}$ ,      | V <sub>OUT</sub> >V <sub>IN</sub> -300 mV | SS       |             |
|            | $V_{IH} < V_{EN} \le V_{IN}$ | TIMEOUT                                   | LIN2     | 512         |
| LIN2       | LIN1 Exit                    | V <sub>OUT</sub> >V <sub>IN</sub> -300 mV | SS       |             |
|            |                              | TIMEOUT                                   | FAULT    | 1024        |
| SS         | LIN1 or LIN2 Exit            | $V_{OUT} = V_{OUT(TARGET)}$               | BST      |             |
|            |                              | OVERLOAD TIMEOUT                          | FAULT    | 64          |

#### **Boost Startup Sequence**

#### LIN Mode

When  $V_{IN}$  >  $V_{UVLO}$ , EN voltage rise above  $V_{IH}$ , the regulator first attempts to bring  $V_{OUT}$  within 300mV of  $V_{IN}$  by using the internal fixed-current source from VIN(Q2). The current is limited to the LIN1 set point.

If  $V_{OUT}$  reaches VIN-300mV during LIN1 Mode, the SS Mode is initiated. Otherwise, LIN1 times out after 512us and LIN2 Mode are entered.

In LIN2 Mode, the current source is incremented to about 1.7A. If  $V_{OUT}$  fails to reach  $V_{IN}$ -300mV after 1024us, a fault condition is declared and the device waits 20ms to attempt an automatic restart.

#### Soft-Start (SS) Mode

Upon the successful completion of LIN Mode (V<sub>OUT</sub>≥V<sub>IN</sub>-300mV), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS Mode, if  $V_{OUT}$  fails to reach regulation during the SS ramp sequence for more than 64us, a fault is declared. If large  $C_{OUT}$  is used, the reference is automatically stepped slower to avoid excessive input current draw.

#### Boost (BST) Mode

This is a normal operating mode of the regulator.

#### Pass-Through (PT) Mode

In normal operation, the device automatically transitions from Boost Mode to Pass-Through Mode if  $V_{IN}$  goes above the target  $V_{OUT}$ . In Pass-Through Mode, the device fully enhances Q2 to provide a very low impedance path from  $V_{IN}$  to  $V_{OUT}$ . Entry to the Pass-Through Mode is triggered by condition where  $V_{IN}$ > $V_{OUT}$  and no switching has occurred during the past 5us. To soften the entry into Pass-Through Mode, Q2 is driven as a linear current source for the first 5us.Pass-Through Mode exit is triggered when  $V_{OUT}$  reaches the target  $V_{OUT}$  voltage. During Automatic Pass-Through Mode, the device is short circuit protected by a voltage comparator tracking the voltage drop from  $V_{IN}$  to  $V_{OUT}$ , if the drop exceeds 300mV, a fault is declared.

#### Fault State

The regulator enters Fault State under any of the following conditions:

- V<sub>OUT</sub> fails to achieve the voltage required to advance from LIN Mode to SS Mode.
- V<sub>OUT</sub> fails to achieve the voltage required to advance from SS Mode to BST Mode.
- Boost current limit triggers for 2ms during BST Mode.
- V<sub>IN</sub> V<sub>OUT</sub> > 300mV, this fault can occur only after successful completion of the soft-start sequence.
- $V_{IN} < V_{UVLO}$ .

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between VIN and VOUT. After waiting 20ms, an automatic restart is attempted.

#### **Over-Temperature**

The regulator shuts down if the die temperature exceeds 150°C.Restart occurs when the IC has cooled by approximately 30°C.

#### Application Information

#### Output Capacitance (COUT)

The effective capacitance (CEFF <sup>(1)</sup>) of small, high-value ceramic capacitors decreases as their bias voltage increases. ET8210 is guaranteed for stable operation with the minimum value of  $C_{EFF}(C_{EFF(MIN)})$  outlined in below table.

|                         | C(11E)     |           |   |  |  |
|-------------------------|------------|-----------|---|--|--|
| <b>V</b> оит <b>(V)</b> |            |           |   |  |  |
| 5.0                     | 2.7 to 4.8 | 0 to 1000 | 3 |  |  |

#### Minimum CEFF Required for Stability

#### Note:

1. CEFF varies by manufacturer, capacitor material, and case size.

#### Startup

Input current limiting is in effect during soft-start, which limits the current available to charge  $C_{OUT}$  and any additional capacitance on the  $V_{OUT}$  line. If the output fails to achieve regulation within the limits described in the Soft-Start section above, a fault occurs, causing the circuit to shut down. It waits about 20ms before attempting a restart. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high current load and high capacitance are both present during Soft-Start, the circuit may fail to achieve regulation and continually attempt Soft-Start, only to have the output capacitance discharged by the load when in Fault State.

#### **Output Voltage Ripple**

Output voltage ripple is inversely proportional to  $C_{OUT}$ . During  $t_{ON}$ , when the boost switch is on, all load current is supplied by  $C_{OUT}$ .

$$V_{\text{ripple}(\text{p-p})} = t_{\text{ON}} \times \frac{I_{\text{LOAD}}}{C_{\text{OUT}}}$$

EQ1

And

$$t_{ON} = t_{SW} \times D = t_{SW} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)$$
EQ2

Therefore

$$V_{\text{ripple}(p-p)} = t_{SW} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \frac{I_{LOAD}}{C_{OUT}}$$
EQ3

$$t_{SW} = \frac{1}{f_{SW}}$$
 EQ4

The maximum  $V_{RIPPLE}$  occurs when  $V_{IN}$  is minimum and  $I_{LOAD}$  is maximum. For better ripple performance, more output capacitance can be added.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol          |                            | Min   | Max  | Unit                 |    |
|-----------------|----------------------------|---|------|----------------------|----|
| V <sub>IN</sub> | Voltage on VIN Pin         |   |      | 6.0                  | V  |
| Vout            |                            | Voltage on VOUT Pin                           |      | 6.0                  | V  |
| SW              | SW/ Nodo                   | DC  | -0.3 | 6.0                  | V  |
|                 | SW Node                    | Transient:10ns,3MHz                           | -0.3 | 8.0                  | V  |
| V <sub>EN</sub> | Voltage on EN Pin          |   | -0.3 | V <sub>IN</sub> +0.3 | V  |
| ESD             | Electrostatic Discharge    | ischarge Human Body Model (JEDEC JS-001-2017) |      | ±4                   |    |
| ESD             | Protection Level           | Charged Device Model(JEDEC JS-002-2018)       | ±    | 1.5                  | ĸv |
| TJ              | Junction Temperature Range |   |      | +150                 | °C |
| Tstg            | Storage Temperature Range  |   |      | +150                 | °C |

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. ETEK does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol         | Parameter                 | Min  | Мах | Unit |
|----------------|---------------------------|------|-----|------|
| Vin            | Supply Voltage            | 2.7  | 4.8 | V    |
| Іоит           | Maximum Output Current    | 1000 |     | mA   |
| T <sub>A</sub> | Ambient Temperature Range | -40  | +85 | °C   |

## **Thermal Properties**

Junction-to-ambient thermal resistance is a function of application and board layout. Special attention must be paid not to exceed junction temperature,  $T_{J (max)}$ , at a given ambient temperature,  $T_{A}$ .

| Symbol        | Parameter                                     | Typical | Unit |
|---------------|---|---------|------|
| $\theta_{JA}$ | Junction-to-Ambient Thermal Resistance (DFN8) | 75      | °C/W |

## **Electrical Characteristics**

Recommended operating conditions, unless otherwise noted, circuit per typical application,  $V_{OUT}$ = 5.4V,  $V_{IN}$  = 2.7 V to 4.8V,  $T_A$ =-40°C to 85°C. Typical values are given  $V_{IN}$ =3.6V and  $T_A$ =25°C.

| Symbol               | Parameter                                | Conditions  | Min  | Тур | Max | Unit |  |
|----------------------|--|---|------|-----|-----|------|--|
| Power Supp           | Power Supply                             |   |      |     |     |      |  |
| V <sub>IN</sub>      | Input Voltage Range <sup>(1)</sup>       |   | 2.7  |     | 4.8 | V    |  |
|                      |  | VIN=3.6V,IOUT=0,EN=VIN  |      | 75  | 125 |      |  |
| lq                   | V <sub>IN</sub> Quiescent Current        | Shutdown: EN=0,V <sub>IN</sub> =3.6V  |      |     | 5   | uA   |  |
| Vuvlo                | Under-Voltage Lockout                    | V <sub>IN</sub> Rising  |      | 2.1 | 2.3 | V    |  |
|                      | Under-Voltage                            |   |      | 150 |     | m\/  |  |
| VUVLO_HYS            | Lockout Hysteresis                       |   |      | 150 |     | mv   |  |
| Inputs               |  |   |      |     |     |      |  |
| VIH                  | Enable HIGH Voltage                      |   | 1.05 |     |     | V    |  |
| VIL                  | Enable LOW Voltage                       |   |      |     | 0.4 | V    |  |
| I <sub>PD</sub>      | Current Sink Pull-Down                   | EN Pin, Logic HIGH  |      | 100 |     | nA   |  |
| R <sub>LOW</sub>     | Low-State Active Pull-Down               | EN Pin, Logic LOW   | 300  | 400 | 500 | kΩ   |  |
| Outputs              |  |   |      |     |     |      |  |
| V <sub>REG</sub>     | Output Voltage Accurac DC <sup>(2)</sup> | Referred to VOUT  | -2   |     | 3   | %    |  |
| I <sub>LK_OUT</sub>  | VIN-to-VOUT Leakage Current              | V <sub>OUT</sub> =0,EN=0,V <sub>IN</sub> =4.2V  |      |     | 1   | uA   |  |
| luz.                 | VOUT-to-VIN                              | Vour=5.0V EN=0.V/m=2.5V   |      |     | 35  | ıιΔ  |  |
| ILK                  | Reverse Leakage Current                  | V001-0.0V,EIN-0,VIN-2.0V  | -5   |     | 0.0 | u/ ( |  |
| Vtdet                | Output Voltage                           | Referred to Vout,   | -5   |     | 5   | %    |  |
| VIRSI                | Accuracy Transient <sup>(3)</sup>        | 50-500mA Load Step  | 5    |     | J   |      |  |
| Timing               |  | Γ   |      | T   | T   | 1    |  |
| fsw                  | Switching Frequency                      | VIN=3.6V,V <sub>OUT</sub> =5.0V,  | 2    | 2.5 | 3   | MHz  |  |
|                      |  | Load=1000mA   |      |     |     |      |  |
| tss                  | Soft-Start EN HIGH                       | 500Load.Vout=5.0V   |      | 600 |     | us   |  |
|                      | to Regulation <sup>(3)</sup>             |   |      |     |     |      |  |
| t <sub>RST</sub>     | FAULT Restart Timer <sup>(3)</sup>       |   |      | 20  |     | ms   |  |
| Power Stage          | e<br>1                                   | 1   | [    | Γ   | 1   | 1    |  |
| R <sub>DS(ON)N</sub> | N-Channel Boost                          | V <sub>IN</sub> =3.6V,V <sub>OUT</sub> =5.0V  |      | 80  | 130 | mΩ   |  |
|                      |  |   |      |     |     |      |  |
| Rds(ON)P             | P-Channel Sync.                          | VIN=3.6V,VOUT=5.0V  |      | 90  | 115 | mΩ   |  |
|                      | Q-Rectifier R <sub>DS(ON)</sub>          |   |      |     |     |      |  |
| Iv_lim               | Boost Peak Current Limit                 | Vout=5.0V   |      | 3   |     | A    |  |
| Iv_lim_ss            | Boost Soft-Start Valley                  | VIN <vout<vout_target,< td=""><td></td><td>1.7</td><td></td><td>А</td></vout<vout_target,<> |      | 1.7 |     | А    |  |
|                      |  | SS Mode   |      | 0.7 |     |      |  |
| VMIN_1A              |  | VOUT=5.UV   |      | 2.7 |     | V    |  |
| TSHDN                | Diver- remperature                       |   |      | 150 |     | °C   |  |
| T                    |  |   |      | 20  |     | °C   |  |
| I HYS                |  |   |      | 30  |     |      |  |

#### Note:

- 1. The device can be operable when  $V_{\mbox{\scriptsize IN}}$  above 2.5V, but its load capacity has been reduced.
- 2. DC I<sub>LOAD</sub> from 0 to 1A. V<sub>OUT</sub> measured from mid-point of output voltage ripple. Effective capacitance of C<sub>OUT</sub>  $\geq$  3uF.
- 3. Guaranteed by design and characterization; not a FT item.

## **Typical Characteristics**

Unless otherwise specified;  $V_{IN}$ =3.6V, $V_{OUT}$ =5.4V,unless otherwise noted T<sub>A</sub>=25°C.





# ET8210



## **Application Circuits**



## **Layout Guidelines**

1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.

2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.

3. Provide sufficient vias for the input capacitor and output capacitor.

4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.

5. Do not allow switching current to flow under the device.

6. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance

### **Package Dimension**



## **Recommended Land Pattern**



## Таре



## **Revision History and Checking Table**

| Version | Date       | Revision Item                        | Modifier | Function & Spec<br>Checking | Package & Tape<br>Checking |
|---------|------------|--------------------------------------|----------|-----------------------------|----------------------------|
| 1.0     | 2021-05-19 | Initial Version                      | Huangxx  | Huangxx                     | Liujy                      |
| 1.1     | 2021-11-23 | Update Graph and Tape<br>Information | Huangxx  | Huangxx                     | Liujy                      |
| 1.2     | 2022-07-23 | Update Document format               | Shib     | Huangxx                     | Liujy                      |
| 1.3     | 2024-07-10 | Update Soft-start<br>Description     | Liuc     | Liuc                        | Liujy                      |
| 1.4     | 2024-07-24 | Update Layout<br>Guidelines          | Liuc     | Liuc                        | Liujy                      |