7-Channel LDO PMIC for Camera Applications

General Description

The ET5907 is CMOS-based low-dropout, low-power linear regulator. It's a 7-channel integrated LDOs for camera applications. Two channels offering max 1200mA with NMOS pass transistor, five channels offering max 400mA with PMOS pass transistor. ET5907 include 1000kHz high speed I2C interface, the function setting is flexible such as Under voltage lockout (UVLO), power sequence, output voltage, output discharge, current limit per channel. The chip enable control support EN pin control and I2C control.

The ET5907 is available in 20-bump, 0.35 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).

Features

- LDO1 and LDO2
 - VIN12 input voltage range: 1.0V to 2.0V
 - Programmable Output Voltage 0.8V to 1.8V in 6mV steps
 - Max 1200mA Output Current Capability
 - Ultra Low dropout: Typ.80mV at 800mA, 1.05V Output
- LDO3~LDO7
 - VIN34/VIN5/VIN6/VIN7 input voltage range: 1.9 V to 5.5V
 - Programmable Output Voltage 1.5V to 3.75V in 10mV steps
 - Max 400mA Output Current Capability
 - Less than 20uV(typ) Noise
 - Ultra Low dropout: Typ. 85mV at 300mA, 2.8V Output
- Very Low input quiescent current of Typ. 150µA
- Operation guaranteed with battery voltage down to 2.7V
- Programmable Power Start-Up/Down Sequencing
- Built-in thermal Global Shutdown Protection (OTP)
- Built-in under Voltage Global Shutdown Protection(UVP)
- Built-in over current protection(OCP) and auto-discharging circuit
- Built-in under voltage lockout (UVLO)
- I²C serial control to program output voltage and features
- Package Information:

Part No.	Package	MSL
ET5907	WLCSP-20 1.85mm×1.48mm	Level 1

Applications

- Constant-voltage power supply for battery-powered device
- Constant-voltage power supply for smartphones, tablets
- Constant-voltage power supply for cameras, DVRs, STB and camcorders

Pin Configuration



Pin Function

Pin No.	Pin Name	Pin Function
A1	VIN6	Input power pin for LDO6.
A2	VIN7	Input power pin for LDO7.
A3	LDO7	LDO7 regulator output
A4	LDO2	LDO2 regulator output
A5	VIN12	Input power pin for LDO1 and LDO2.
B1	LDO6	LDO6 regulator output
B2	INTN	Interface pin for interrupts. Open drain output.
B3	SDA	I2C Data pin. Node should be tied high through a pull up resistor.
B4	SCL	I2C Clock pin. Node should be tied high through a pull up resistor.
B5	LDO1	LDO1 regulator output
C1	LDO4	LDO4 regulator output
C2	AGND	Ground pin.
C3	AGND	Ground pin.
C4	RESET_N	RESET_N pin is used to enable basic circuits necessary for controlling the PMIC. The RESET_N pin has an internal pull-down and should always be connected to a logic high or low.
		Reference bypass pin. If used, connect a 100nF capacitor between this
C5	VREF	pin and analog ground.
D1	LDO3	LDO3 regulator output
D2	VIN34	Input power pin for LDO3 and LDO4.
D3	VSYS	System power pin. Route trace from system to this pin.
D4	VIN5	Input power pin for LDO5.
D5	LDO5	LDO5 regulator output

Block Diagram



Functional Description

ET5907 has 7 LDO regulators. LDO1/2 are using NMOS pass transistor for output voltage regulation. The others LDOs are using PMOS pass transistor for output voltage regulation. The ET5907 LDO1 and LDO2 output voltages can be programmed via I2C from 0.8V to 1.8V in 6mV steps and LDO3-LDO7 can programmed from 1.5V to 3.75V in 10mV steps using the associated I2C registers. The voltage transition going from a lower to a higher voltage is a single step with transition time dependent on output current and output capacitance. The output current drives the voltage slew rate from higher to lower voltage transitions.

The device is in reset when the RESET_N is low and will power up the device's main control circuits when RESET_N is pulled high.

If LDOx_EN bits are set to 1 prior to RESET_N being asserted high, the LDOs will power up a short time after RESET_N is pulled high. When the RESET_N pin is pulled low, any interrupt bits in registers 0x15 to 0x17 will be cleared along with the status bits in 0x18 to 0x21. Additionally, all fault counters will reset to 0.

Enable of each LDO can be accomplished using I2C register LDOx_EN bit in register 0x03 or the LDOs can be powered up/down sequentially using the Sequence State Machine, settable using the register bits in registers 0x0B to 0x0F. The device is also designed to support multiple start-up or shut-down sequences for multiple module loads.

The current limit and deglitch timer of each LDO can be programmed to optimize the LDO performance for the application. The device monitors each power input pin and each LDO output. If any of these below a threshold a status and interrupt bit are set.

RESET_N PIN and ENABLE BITS

The tables below provide the states of the LDOs based on the combination of the enable pins and register bits.

RESET_N	LDOX_SEQ	LDOX_EN	SEQ_CONTROL Dependent	On/Off
Low	000	0	No	Off
High	000	0	No	Off
Low	>000	0	No	Off
High	>000	0	Yes	CNTL
Low	000	1	No	Off
High	000	1	No	ON
Low	>000	1	No	Off
High	>000	1	Yes	CNTL

Note: CNTL indicates that the state of the output will be dependent on the setting of the seq_ctrl[1:0] bits. When RESET_N is high, seq_ctrl[1:0]=2'b01 will enable any outputs based on their LDOX_SEQ>000.

Power up/down sequence control

The recommended power on sequence of ET5907 is to power on VSYS first, then power on input power VINx, then set RESET_N to high level, and then enable LDOx. The corresponding power off sequence is to turn off LDOx first, then set RESET_N to low level, then power off input power VINx, and finally power off VSYS.



The ET5907 LDO's can be enabled two ways using the I2C register bits if RESET_N is high.

1. Setting LDOX_SEQ=000 in 0x0B(LDO12_SEQ) or 0x0C(LDO34_SEQ) or 0x0D(LDO56_SEQ) or 0x0E(LDO7_SEQ) and the LDOX_EN assigned to the LDO in register 0x03, ENABLE to 1.

2. Setting LDOX_SEQ>000 in registers 0x0B/C/D/E and then set seq_ctrl[1:0]=2'b01 in the 0x0F, SEQ_CTR register.

ET5907 LDOs have internal soft-start which limits the battery current to the setting LDOX_ILIM in register 0x02. If an LDO output fails to reach 90% of the programmed voltage at start-up, a UVP fault is declared. See the output UVP section for description of LDO.

Power-up and shut down of each regulator can be controlled by an I2C register. It can be set at the registers Idox_seq[2:0] (x=1 to 7) respectively. Idox_en is an internal signal to enable one of regulators, if Idox_seq[2:0] set to '000', that LDOX channel can be controlled directly by a bit specified in register LDO_EN. LDOX_VSET[7:0] can set output voltage of each channel.

3. Automatic power up/down sequence control.

ET5907 has seven SLOTs to which each regulator can be assigned.

They are started by seq_ctrl[1:0] signal. when seq_ctrl[1:0] is set '01'. Internal counter seq_cnt[2:0] starts increments from 0 ("000") to 7 ("111"). When seq_ctrl[1:0] is set '10', seq_cnt[2:0] decrements from 7 ("111") to 0 ("000"). Regulators assigned to one of SLOTs starts power-up or power-down.

The seq_cnt[2:0] matches the SLOT number, when seq_cnt[2:0]=000, it indicates that sequencing has completed or not started.

Internal logic signal seq_on=1 indicates that sequencing is executing and somewhere between the start of slot 1 and the end of slot 7, seq_on=0, it indicates that has completed or not started.







State Description:

1. RESET_N is asserted high and the band gap and internal clock are started. A minimum time of 100us needs to be allowed between RESET_N being asserted high and seq_ctrl[1:0] changed to 01 in order for the device to transition from shutdown to Sleep mode where the Bandgap and digital circuitry are enabled.

2. Upon seq_ctrl[1:0] being set to 01, LDO5 is started in slot 1 (ldo5_seq[2:0]=001). seq_ctrl[1:0] bits are cleared immediately after the sequence is initiated. LDO1 and LDO3 are started in the associated slot given to their ldox_seq value.

3. The Ido5_seq[2:0] is set to 000, disabling the LDO.

4. ldo2_seq[2:0] and ldo4_seq[2:0] are set and a new sequence is started when seq_ctrl[1:0] is set to 01 again. The state of any other LDO is not changed.

- 5. RESET_N is pulled low and all LDOs are disabled.
- 6. RESET_N is pulled high enabling the IC.
- 7. Ido5_en is set to 1 and LDO5 is enable.
- 8. seq_ctrl[1:0] is set to 10, starting a shutdown sequence
- 9. Asynchronous to the shutdown sequence LDO5 is disabled when Ido5_en=0.

If an LDO faults during a start-up sequence, the other LDOs will still be started in their assigned time slot. The ldox_seq[2:0] bits for the faulted LDO will remain set to the assigned slot. The system can then attempt to start the faulted LDO in another sequence by setting the seq_ctrl[1:0] bits to 01 or by clearing the ldox_seq[2:0] bits to 000 and then writing a "1" to the ldox_en Enable bit.

Shutdown

To disable the ET5907 LDO(s), set the I2C register bit, Idox_en assigned to the LDO in register 0x03 to 0 or if register, 0x0F, SEQ_CTR bits [5:4], seq_ctrl[1:0] is set to "10" and Idox_seq[2:0]>000, the LDO(s) will be disabled in the Reserved order of time slot they are assigned. To do a global shutdown of all LDOs set the RESET_N pin low.

Multiple Fault Shutdown

To prevent repetitive starting and faulting of an LDO, detection of 3 failures will result in a complete shutdown of the LDO. If for instance LDO1 where to have a qualifying UVP condition and the LDO was disabled, LDO1 will be restarted 20ms later. If LDO1 where disable three times due to any faults (UVP, OCP or Short Circuit), LDO1 would be permanently shutdown until it is re-enabled by I2C commands. When LDO1 is shutdown under such a condition, the LDO1_EN bit is set to 0 and the Ido1_seq[2:0] is set to 000. This shutdown behavior applies to all of the ET5907 LDOs.

If UVP, OCP occurs when flt_sd_b is set to 1, the LDO(s) is not disabled and the fault counter is not incremented, but the interrupt and status bits indicate the fault occurred. flt_sd_b=1 doesn't prevent shutdown of LDOs when VIN12, VIN34, VIN5, VIN6 or VIN7 are in a UVLO condition, but the fault counter is not incremented.



When flt_sd_b=0, if there are any combination of four VSYS_UVLO and/or Thermal Shutdown faults(shutdown and after 20ms restart again for 4 times), the device will permanently shutdown and the chip_susd_stau bit will be set until RESET_N has been set low and is asserted high again; When flt_sd_b=1, if there is VSYS_UVLO or Thermal Shutdown faults, the device will shutdown and restart until the faults are released.





State Description:

1. A timer starts at the beginning of a UVP event and the UVP condition remains for the timer length(>50us), the converter is disabled for the first time.

2. The converter ldox_uvp_stau is set and 50us later the ldo_uvp_int bit is set and the INTN pin is pulled down. The converter is disabled and the ldo_uvp_stau bit is blanked, the ldox_susd bit is set while the conveter is suspended until the next start. The fault_cnt[1:0] is incremented upon shutdown.

3. The converter fails to reach UVP_Rising(90% Vtarget) within 1ms of restart-up. Since the flt_sd_b=0, a second UVP failure is counted.

4. At the restart, the interrupt bit remains a 1until read. The ldox_susd bit is reset by the restart action. The converter successfully reaches a voltage above UVP_Rising within 1ms and runs. Meanwhile the flt_sd_b and ldox_seq[2:0] are set to 1 and >000 respectively.

5. With flt_sd_b set to 1 when the fault occurs, the converter remains on, but the interrupt bit is set to one and INTN pin is pulled down. The ldox_susd bit remains a "0" since the converter remains enabled.

6. The ldo_uvp_stau is set when the fault occurs, but clears when the converter is >90% of the target voltage.

7. When the converter is shutdown for the third time, the ldox_en is set to 0; ldox_seq is set to 000; The ldox_uvp_stau bit is set to 0. The fault_cnt[1:0] keep three and ldox_susd keep high level.

8. When RESET_N is set low, the fault_cnt[1:0] is cleared to 0 and Idox_susd is cleared to 0. At the same time, Idox_uvp_int is cleared to 0. Another way to clear fault_cnt[1:0] and Idox_susd bits is reset the Idox_en or Idox_seq bit, and LDOx will restart again.

UVLO Rising

All LDOs use VSYS to power their analog and control circuitry. For proper operation the VSYS input is monitored for under voltage conditions. LDO1 and LDO2 use VIN12, LDO3 and LDO4 use VIN34, LDO5 uses VIN5, LDO6 uses VIN6 and LDO7 uses VIN7 to power their outputs.

If VSYS is greater than the POR threshold (~2.0V), but did not reach VSYS_UVLO_RISE when RESET_EN is high, a UVLO interrupt vsys_uvlo_int bit and the status bit sys_uvlo_stau are set and the INTN pin is asserted low. When the LDO(s) are commanded to start or are running when VSYS falls below the UVLO threshold, but above VPOR, a re-start of the LDO(s) will be attempted again for the longer of 20ms (flt_sd_b=0) or when the VSYS rises above the VSYS_UVLO_RISE threshold. While in this state, the chip_susd_stau bit is set. The status bit remains set to "1" only while VSYS>VSYS_UVLO_RISE. The Interrupt bit will be cleared when read.

LDO1 and LDO2 may temporarily start if one or both VIN12 and VSYS have not reached VIN12_UVLO THRESHOLD RISING or VSYS_UVLO_RISE level respectively prior to the LDO being enabled. If VSYS is good, but VIN12 is not when LDO1 and/or LDO2 are enabled, the interrupt bit Ido12_uvlo_int and status bit, Ido12_uvlo_stau are set and the INTN pin will be pulled low. Additionally, Ido1_susd and/or Ido2_susd will be set to "1" the longer of 20ms(flt_sd_b=0) or until VIN12 is greater than VVIN12_UVLO_RISE. At which time the SUSD bits will be cleared and the LDO(s) started. The Ido12_uvlo_stau, status bit remains set as long as VIN12 < VIN_UVLO_RISE. Similarly UVLO for VSYS, the LDO will not be restarted for a minimum of 20ms and until VIN12 is greater than VIN12_UVLO_RISE. When the set output is low and the input voltage is less than 1.0V, the state of VIN12_UVLO should be ignored.

UVLO for LDO3 and LDO4 are identical to that described above for LDO1 and LDO2. The UVLO threshold for LDO3 and LDO4 are VVIN34_UVLO_RISE. Behavior for LDO5, LDO6 and LDO7 are similar relative to VIN5, VIN6 and VIN7 as that discussed for LDO1.

Notes:

- Status bits may not be reliable until VSYS has reached a level of ~2.0V (VPORmax).

- The power on speed of VSYS should be faster than 2.5v/ms, otherwise it will be interrupted due to UVLO.

UVLO Falling

If VSYS falls below its VSYS_UVLO_FALL, falling threshold while one or more of the LDOs are enabled, a UVLO interrupt in 0x17, vsys_uvlo_int is set and the INTN pin is pulled low. A status bit in register 0x1A, vsys_uvlo_stau is also set while the rail remains below the rising UVLO threshold. Likewise, if VIN12, VIN34, VIN5, VIN6 or VIN7 fall below their falling threshold while the respective LDO is enabled, the associated input TSD_UVLO_STAU register bits will be momentarily set, the bits in TSD_UVLO_INT will be set and the INTN pin is pulled low. Then the LDOs will be disabled, the status bit reset and the associated Idox_susd bit in 0x1B, SUSD_STAU set to indicate the supply has been suspended.

VSYS State	RESET_N	Results
VSYS < VPOR	Low	Device in shutdown, I2C registers not reliable
VPOR <vsys<uvlo< td=""><td>Low</td><td>Band Gap off, I2C registers readable</td></vsys<uvlo<>	Low	Band Gap off, I2C registers readable
		Upon POR initialization, all registers set to their default values. If
VSYS > UVLO	Low	programmed prior to system fault, registers retain value and begin a
		start up after RESET_N is high
VSYS < VPOR	High	Device in shutdown, I2C registers not reliable
VPOR < VSYS	Llieb	Rend Con on 120 registers readable
<uvlo< td=""><td>High</td><td>Band Gap on, I2C registers readable</td></uvlo<>	High	Band Gap on, I2C registers readable
VSYS > UVLO	Lliab	Registers retain value prior to system fault and do an automatic
V313 > UVLU	High	restart upon RESET_N going high.

PMIC Operation in VSYS UVLO

When an over-temperature or a VSYS UVLO event occurs, all ET5907 LDOs are disabled for a minimum of 20ms(flt_sd_b=0). For UVLO on the LDO inputs, the individual LDO's will be disabled for a minimum of 20ms(flt_sd_b=0) and until the voltage rises above UVLO_VSYS_RISE.

Current Limit Protection

For each channel, when output current of LDO output pin is higher than current limit threshold or the output pin is direct short to GND, the current limit protection will be triggered and clamp the output current at a predesigned level to prevent over-current and thermal damage. Set related bits to select Current limit threshold register.

The LDO output current is short-circuit protected and the short-circuit current level can be programmed using the settings in register 0x02, LDO_ILIMT. When a short occurs(VLDO1/2<30%VSET, VLDO3~7<0.5V) on the

LDOx output, the current is automatically limited to the programmed current limit and Vout may drop, depending on the difference between the input and target output voltage. The resultant VOUT is the product of current limit setting in register 0x02 LDO_ILIMT and the load impedance. When current limit is detected, the associated OCP status bit in 0x19, OCP_STAU is set to "1", If the LDOx remains in current limit for 1ms(default value), an interrupt bit in register 0x16, OCP_INT is generated and the INTN pin is pulled low. Then the LDOx is disabled, the status bit in 0x16 OCP_STAU register is reset to 0 and the associated suspend bit in the 0x1B SUSD_STAU register is set to "1".

The LDOx will attempt a restart 20ms later(flt_sd_b=0) and the associated suspend will be reset to "0". If the associated interrupt bit was not read while the output was suspended, the interrupt will remain a 1 after restart and INTN (if not masked) will remain low.

Note: The OCP deglitch timer can be programmed to one of four periods by setting Reg. 0x11, bits [2:1].

Inrush Current Limit

After enable the LDOs, the inrush current limit circuit is in operation, LDO1~2 inrush time is approximately 2ms, and LDO3~7 inrush time is approximately 700us. Therefore, the load current should be drawn after the output voltage reached the preset value.

If the load current is drawn during the start-up, it should be within the following values:

Register 0x02 is set to 0x7F:

lout1~2≤700mA on Ido1~2 (Typ);

lout3~7≤360mA on Ido3~7(Typ).

Register 0x02 is set to 0x00:

lout1~2≤600mA on Ido1~2 (Typ);

lout3~7≤275mA on Ido3~7(Typ).



Thermal Shutdown Protection

When the die temperature rises to a nominal 125°C, a Thermal Warning interrupt occurs setting the tsd_wrn_int bit to "1" and INTN pin is pulled low. The tsd_wrn_stau register bit will be set to "1" and remain set until the die temperature drops to a nominal value of 100°C.

If the die temperature continues to rise above the thermal warning level, a Thermal Shutdown event is activated at a nominally 145°C. When the Thermal Shutdown level is reached, all power outputs are disabled without shutdown sequencing, but I2C communications remain. The device remains in thermal shutdown until the die temperature falls to approximately +120°C.

At the time a Thermal Shutdown detection occurs, the tsd_int, interrupt bit is set and the INTN pin is pulled low to notify the system of the event. The tsd_stau, register bit is also set and will remain set as long as the device is above TWRN°C. The C_SUSD bit is set while the device is shutdown due to the overtemp condition.

After the die temperature has fallen below the TWRN threshold following a Thermal Shutdown event, the state of the I2C control registers will remain as they were prior to shutdown, the tsd_wrn_stau and tsd_stau bits will clear and the device will return to the operating conditions prior to the thermal shutdown event.



Output UVP (Under Voltage Protection)

If the LDO is enable and the output voltage falls approximately 20%(10% for LDO1/2) below the programmed voltage, the associated UVP Status bit in register 0x18, UVP_STAU will be set to "1". If the fault persists for more than 50us the UVP Interrupt bit in register 0x15, UVP_INT will be set to "1" and the INTN pin will be pulled low. The LDO will then be disabled, the associated Status bit set back to "0" and Suspend bit in 0x1B, SUSD_STAU set to a "1". The interrupt bit will be cleared upon a read of the bit.

The LDO will be restarted 20ms (providing it is not the third fault) after it was shutdown by a UVP event and the suspend bit in SUSD_STAU reset to "0". If the associated UVP interrupt bit is not read while the output was suspended, the interrupt (if not masked) will remain a "1" after restart and INTN will remain low.

In order to make the UVP of LDO 3 ~ 7 work normally, the input voltage of LDO should be greater than the output voltage, and the voltage of VSYS should be greater than the output voltage of LDO.

Note: For LDOx, if VSYS<VOUTx+1.1V(x=1~7), the output UVP interrupt output function for LDOx can not be used. And the corresponding mask UVP interrupt bit in LDOx_MASK(0x1C) register should be set to 1(mask LDOx UVP interrupt output function) through I2C before enable LDOx.

Recommended: Set LDOx_MASK(0x1C) to 0x7F before enable LDOx through I2C to disable all LDO UVP interrupt output function.

UVP Timing

The timing diagram below represents the general way each LDO's under-voltage circuitry behave. The names shown in the diagram are general descriptions.

In the first UVP detection case, the ldox_uvp_stau bit is set when the fault is detected and after a 50us wait period, the ldox_uvp_int bit is set and the INTN pin is pulled low. The LDO output is disabled, the Status bit is reset and then the associated ldox_susd bit in SUSD_STAU register is set. After 20ms(flt_sd_b=0) the LDO is restarted and the SUSD_STAU bit is cleared. Shown in the graph is a read of the interrupt bit register before the 20ms expires. This clears the interrupt bit and the INTN pin is released and rises high.

In the second case, the output is not in the UVP condition for the qualifying time (UVP_TMR) and ldox_uvp_stau bit returns to 0.

For the third case, the output falls for longer than UVP_TMR and the interrupt bit is set, the LDO is disabled, the Status bit reset and the Idox_susd, suspend bit is set. Since the interrupt is masked by Idox_uvp_mask, the INTN pin is not pulled low until the Mask bit is set back to "0". When the LDO is re-enabled after 20ms(flt_sd_b=0), the Idox_uvp_int remains a "1" as the register bit was not read.



Auto Discharging

For each channel, when shut down the output, the Auto-Discharging circuit will be turned on to discharge the electric charge on output capacitor, and decrease the voltage of output pin in very short time. The Auto-Discharging function is optional. Set related bits to select output discharge function for Discharge Resistor (LDO_DIS Register), "1": Enable. "0": Disable.

Input and output Capacitor

The LDO1/2 are designed to be stable for ceramic output capacitors with Effective capacitance in the range from 4.7 μ F to 47 μ F. The LDO3~LDO7 are designed to be stable for ceramic output capacitors with Effective capacitance in the range from 0.68 μ F to 10 μ F.

The device is also stable with multiple capacitors in parallel, having the total effective capacitance in the specified range. In applications where no low input supplies impedance available, the recommended C_{VSYS} , C_{VIN34} , C_{VIN5} , C_{VIN6} , C_{VIN7} , Capacitance ≥ 1 uF and $C_{VIN12} = \geq 4.7$ uF.

Serial Port Interface (I2C)

Bus Interface

Baseband Processor can transmit data with ET5907 each other through SDA and SCL port. SDA and SCL composite bus interface, and a pull-up resistor to the power supply should be connected.

• Data Validity

When the SCL signal is HIGH, the data of SDA port is valid and stable. Only when the SCL signal is low, the level on the SDA port can be changed.

• Start (Re-start) and Stop Working Conditions

When the SCL signal is high, SDA signal from high to low represents start or re-start working conditions, while the SCL signal is high, SDA signal from low to high represents stop working conditions.

• Byte format

Each byte of data line contains 8 bits, which contains an acknowledge bit. The first data is transmitted MSB.

Acknowledge

During the writing mode, ET5907 will send a low level response signal with one period width to the SDA port. During the reading mode, ET5907 will not send response signal and the host will send a high response signal one period width to the SDA.



Note:

ACK=Acknowledge

MSB=Most Significant Bit

S=Start Conditions RS=Restart Conditions P=Stop Conditions

Fastest Transmission Speed =1000KBITS/S

Restart: SDA-level turnover as expressed by the dashed line waveform

• I2C Slave Address

The default 7bit I2C slave address is 0110101b(0x35), and 8bit address for the writing register mode is 01101010b(0x6A), the reading register mode is 01101011b(0x6B). The I2C address can also be changed by setting the 2 bits in register 0x12, i2c_adr_sel[1:0] register bits reflects the default options available for request. The Address register will be cleared back to default setting anytime a power-on-reset POR or when a software reset is implemented in the SOFT_RESET register.

• I2C Writing Command Register Interface Protocol (continuous):



- Start=Start Conditions
- Chip address=Write register address =0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Reg data 0 = cmd0(Command data0)
- ack=Acknowledge from ET5907
-
- Reg data n =cmdn(Command datan)
- ack=Acknowledge from ET5907
- Stop/Rs=Stop Condition/Restart Condition
- I2C Writing Command Register Interface Protocol (single):



- Start=Start Conditions
- Chip address =Write register address=0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Reg data= cmd(Command data)
- ack=Acknowledge from ET5907
- Stop/Rs=Stop Condition/Restart Condition

• I2C Reading Command Register Interface Protocol(continuous)



- Start=Start Conditions
- Chip address =Write register address=0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Restart=Restart condition
- Chip address Read register address=0110101+1(r)b
- ack=Acknowledge from ET5907
- Dataout0=Register data output 0
- ack=Acknowledge from Host
-
- Dataoutn=Register data output n
- nack=No Acknowledge from Host
- Stop/Rs=Stop Condition/Restart Condition
- I2C Reading Command Register Interface Protocol(single)

	Chip write address(6AH) Write Reg start address(00-1EH) Chip write address(6BH) \bigstar \bigstar \bigstar \bigstar \bigstar \bigcirc 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1									
						↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	1.			Star /Dr
Start	Start Chip Address ack cmdadr ack Restart Chip Address ack Dataout nack Stop/Rs I2C Reading Command Register(single)									

- Start=Start Conditions
- Chip address =Write register address=0110101+0(w)b
- ack=Acknowledge from ET5907
- Write Reg start address byte = cmdadr(xxxx + REG's 5bit addre)
- ack=Acknowledge from ET5907
- Restart=Restart condition
- Chip address Read register address=0110101+1(r)b
- ack=Acknowledge from ET5907
- Dataout=Register data output
- nack=No Acknowledge from Host
- Stop/Rs=Stop Condition/Restart Condition

• Register Map

Addr	Name	RST	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0X00	CHIPID	0X01				0000				id[1:0]	
0x01	VERID	0x00		000000						d[1:0]	
0x02	LDO_ILIMIT	0x7F	0	ldo7_ilimt	ldo6_ilimt	ldo5_ilimt	ldo4_ilimt	ldo3_ilimt	ldo2_ilimt	ldo1_ilimt	
0x03	LDO_EN	0x00	0	ldo7_en	ldo6_en	ldo5_en	ldo4_en	ldo3_en	ldo2_en	ldo1_en	
0x04	LDO1_VSET	0x64				ldo1_	vset[7:0]				
0x05	LDO2_VSET	0x64					vset[7:0]				
0x06	LDO3_VSET	0xA0				ldo3_	vset[7:0]				
0x07	LDO4_VSET	0xA0				ldo4_	vset[7:0]				
0x08	LDO5_VSET	0xA0				ldo5_	vset[7:0]				
0x09	LDO6_VSET	0xA0				ldo6_	vset[7:0]				
0x0A	LDO7_VSET	0xA0				ldo7_	vset[7:0]				
0x0B	LDO12_SEQ	0x00		00		ldo2_seq[2:0]			ldo1_seq[2:0]		
0x0C	LDO34_SEQ	0x00		00		ldo4_seq[2:0]			ldo3_seq[2:0]		
0x0D	LDO56_SEQ	0x00		00		ldo6_seq[2:0]			ldo5_seq[2:0]		
0x0E	LDO7_SEQ	0x00			00000				ldo7_seq[2:0]		
0x0F	SEQ_CTR	0x00	seq_s	seq_speed[1:0] seq_ctrl[1:0] seq_on					seq_cnt[2:0]		
0x10	LDO_DIS	0x7F	0	ldo7_dis	ldo6_dis	ldo5_dis	ldo4_dis	ldo3_dis	ldo2_dis	ldo1_dis	
0x11	RESET	0x07						me[1:0]	flt_sd_b		
0x12	I2C_ADDR	0x01		000000				I2C_add	r_sel[1:0]		
0x13	Reserved	0x00									
0x14	Reserved	0x00									
0x15	UVP_INT	0x00	0	ldo6_uvp_int	ldo6_uvp_int	ldo5_uvp_int	ldo4_uvp_int	ldo3_uvp_int	ldo2_uvp_int	ldo1_uvp_int	
0x16	OCP_INT	0x00	0	ldo7_ocp_int	ldo6_ocp_int	ldo5_ocp_int	ldo4_ocp_int	ldo3_ocp_int	ldo2_ocp_int	ldo1_ocp_int	
	TSD_UVLO				vsys_uvlo	ldo7_uvlo	ldo6_uvlo	ldo5_uvlo	ldo34_uvlo	ldo12_uvlo	
0x17	_INT	0x00	tsd_int	tsd_wrn_int	_int	_int	_int	_int	_int	_int	
				ldo7_uvp	ldo6_uvp	ldo5_uvp	ldo4_uvp	ldo3_uvp	ldo2_uvp	ldo1_uvp	
0x18	UVP_STAU	0x00	0	_stau	_stau	_stau	_stau	_stau	_stau	_stau	
010		000	0	ldo7_ocp	ldo6_ocp	ldo5_ocp	ldo4_ocp	ldo3_ocp	ldo2_ocp	ldo1_ocp	
0x19	OCP_STAU	0x00	0	_stau	_stau	_stau	_stau	_stau	_stau	_stau	
0	TSD_UVLO	0.400	4.4.4.4.4.4.4.4	tsd_wrn	vsys_uvlo	ldo7_uvlo	ldo6_uvlo	ldo5_uvlo	ldo34_uvlo	ldo12_uvlo	
0x1A	_STAU	0x00	tsd_ stau	_stau	_stau	_stau	_stau	_stau	_stau	_stau	
0.40	SUSD_STA	0.400	chip_susd	ldo7_susd	ldo6_susd	ldo5_susd	ldo4_susd	ldo3_susd	ldo2_susd	ldo1_susd	
0x1B	U	0x00	_stau	_stau	_stau	_stau	_stau	_stau	_stau	_stau	
0×10		0,00	0	ldo7_uvp	ldo6_uvp	ldo5_uvp	ldo4_uvp	ldo3_uvp	ldo2_uvp	ldo1_uvp	
0x1C	UVP_INTMA	0x00	0	_mask	_mask	_mask	_mask	_mask	_mask	_mask	
0x1D	OCP_INTMA	0x00	0	ldo7_ocp	ldo6_ocp	ldo5_ocp	ldo4_ocp	ldo3_ocp	ldo2_ocp	ldo1_ocp	
		0,00	0	_mask	_mask	_ mask	_mask	_mask	_mask	_mask	
0x1E	TSD_UVLO	0x00	tsd_mask	tsd_wrn	vsys_uvlo	ldo7_uvlo	ldo6_uvlo	ldo5_uvlo	ldo34_uvlo	ldo12_uvlo	
UNIL	_INTMA	0,00	lou_illask	_mask	_mask	_mask	_mask	_mask	_mask	_mask	

- 0x00 CHIPID Register---- Indicates the product ID with revision. Default=0x01 type: Read only chip_id[1:0] Indicates the product ID with revision. Read only.
- 0x01 VERID Register---- Indicates the device ID with revision. Default = 0x00 type: Read only
 ver_id[1:0] Indicates the device ID with revision. Read only.

• 0x02 LDO_ILIMIT Register ----LDO Current Limit Selection. Default = 0x7F

The detail current limit threshold value is shown in the table as below:

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
				LDO7 current limit threshold value:
6	ldo7_ilimt	1	R/W	0b: current limit~420mA short current limit~ 35mA
				1b: current limit~550mA short current limit~ 45mA
				LDO6 current limit threshold value:
5	ldo6_ilimt	1	R/W	0b: current limit~420mA short current limit~ 35mA
				1b: current limit~550mA short current limit~ 45mA
				LDO5 current limit threshold value:
4	ldo5_ilimt	1	R/W	0b: current limit~420mA short current limit~ 35mA
				1b: current limit~550mA short current limit~ 45mA
				LDO4 current limit threshold value:
3	ldo4_ilimt	1	R/W	0b: current limit~420mA short current limit~ 35mA
				1b: current limit~550mA short current limit~ 45mA
				LDO3 current limit threshold value:
2	ldo3_ilimt	1	R/W	0b: current limit~420mA short current limit~ 35mA
				1b: current limit~550mA short current limit~ 45mA
				LDO2 current limit threshold value:
1	ldo2_ilimt	1	R/W	0b: current limit~1200mA short current limit~ 300mA
				1b: current limit~1400mA short current limit~ 350mA
				LDO1 current limit threshold value:
0	ldo1_ilimt	1	R/W	0b: current limit~1200mA short current limit~ 300mA
				1b: current limit~1400mA short current limit~ 350mA

• 0x03 LDO_EN Register ----LDOs Chip enable control register. Default = 0x00

LDO enable control register by I2C while the register value of Idox_seq[2:0] are set to be default "000". This register can be written to enable or disable the corresponding LDO regulator.

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
6	ldo7 on	0	R/W	LDO7 enable control:
0	ldo7_en	0		0b: Disable 1b: Enable

5	ldof on	0	R/W	LDO6 enable control:
5	ldo6_en	0	r///	0b: Disable 1b: Enable
4	ldo5 en	0	R/W	LDO5 enable control:
-	ldoo_en	0	1.7,4,4	0b: Disable 1b: Enable
3	ldo4 en	0	R/W	LDO4 enable control:
5		0	1 1/ 1 1	0b: Disable 1b: Enable
2	ldo3 en	0	R/W	LDO3 enable control:
2	ldoo_en	0	1.7,4,4	0b: Disable 1b: Enable
1	ldo2_en	0	R/W	LDO2 enable control:
1		0	1 \/ V V	0b: Disable 1b: Enable
0	ldo1_en	0	R/W	LDO1 enable control:
0		0	1 1/ 1 1	0b: Disable 1b: Enable

- 0x04 LD01 Register ---- LD01 output voltage setting register. Default = 0x64 Type: R/W
- 0x05 LD02 Register ---- LD02 output voltage setting register. Default = 0x64 Type: R/W

The register LDO1/2_VSET[7:0] set the voltage of LDO1/ LDO2, it have 200 steps, shown as below table, the formula is VOUT =0.600V + [d*6mV];

	LDO1/LDO2 Output Voltage set by LDO1/2_VSET[7:0]						
Dec	Binary	Output Voltage(V)					
0	0000000	0.600					
1	0000001	0.606					
2	0000010	0.612					
3	00000011	0.618					
33	00100001	0.798					
34	00100011	0.804					
35	00100100	0.810					
100	01100100(default)	1.200					
101	01100101	1.206					
102	01100110	1.212					
200	11001000 1.8						
201~255	11001001~1111111	Reserved					

VOUT is less than 0.8V, which is not recommended. If you need to use it, please contact us.

0x06~0x0A LDO3~7 Register ---- LDO3~7 output voltage setting register. Default = 0xA0 Type: R/W

The registers LDO3~7_VSET[7:0] set the voltage of LDO3~LDO7, each voltage have 226 steps, shown as below table, the formula is VOUT=1.200V + [d*10mV].

	LDO1/LDO2 Output Voltage set by LDO1/2_VSET[7:0]							
Dec	Binary	Output Voltage(V)						
0~29	0000000~00011101	Reservedd						
30	00011110	1.500						
31	00011111	1.510						
32	00100000	1.520						
33	00100001	1.530						
34	00100010	1.540						
160	1010000(default)	2.8V						
161	10100001	2.810						
162	10100010	2.820						
255	1111111	3.750						

• 0x0B~0x0E LDO12/34/56/7_SEQ Register ---- Power sequence setting register. Default = 0x00

Power sequence setting register. there are 7 time slots defined as following table. The power-up sequence is start from slot1 to slot7, and shut down start from slot7 to slot1. Power-up and shut down of each LDO regulator can be set at any one of the slots.

ldox_seq[2:0]	VOUTX
000	Controlled by I2C register Idox_en
001	Slot1
010	Slot2
011	Slot3
100	Slot4
101	Slot5
110	Slot6
111	Slot7

• 0x0F SEQ_CTR Register ---- Power sequence setting and status register. Default = 0x00

Bit	Name	Default	Туре		Descr	iption	
				Define the slot perio	Define the slot period as following:		
				Register V	alue	Slot period(ms)	
7:6	seq_speed[1:0]	00	R/W	00		0.5	
1.0	004_0p004[1:0]	00	1010	01		1.0	
				10		1.5	
				11		2.0	
				Enables power-up o	or shut down	of SEQ:	
				Register Value		Description	
				00	Default		
5:4	seq_ctrl[1:0]	00	W/C	01	Starts an L	DO power up sequence	
5.4	seq_on[1.0]	00	VV /C	10	Starts an L	DO shutdown sequence	
				11	Bit configur	ation is ignored	
				Note: The bits will a	lways clear i	mmediately when written to and	
				always read back 0	0.		
				Indicates the activation	tion signal of	SEQ.	
				0b: Indicates that th	ie sequencin	g is not in process	
3	seq_on	0	R		-	g is executing and somewhere	
Ŭ	004_011	Ū				ne end of slot 7. The bit remains	
					-	start-up or slot 1 has finished at	
				shutdown, regardle			
				Indicates the slot nu	umber of SE		
				Register Value		SEQ Counter	
				000	Sequencing	g has completed or not started	
				001	Indicates w	as in slot 1 during register read	
2:0	seq_cnt[2:0]	0	R	010	Indicates w	as in slot 2 during register read	
-	004_0nt[2.0]			011	Indicates w	as in slot 3 during register read	
				100	-	as in slot 4 during register read	
				101	+	as in slot 5 during register read	
				110	+	as in slot 6 during register read	
				111	Indicates w	as in slot 7 during register read	

• 0x10 LDO_DIS Register ----Discharge Resistor Selection. Default = 0x7F

Each LDO regulators output discharge resistor enable control.

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
6	ldo7_dis	1	R/W	LDO7 Discharge Enabled/Disabled control: 0b: Disable Pull down will not be activated when LDO7 is disabled by any event 1b: Enable Pull down will be activated when LDO7 is disabled by RESET_N going low or Ido7_en=0 or a Sequenced shutdown or Ido7_susd_stau=1(VIN7_UVLO/LDO7_OCP/LDO7_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event)
5	ldo6_dis	1	R/W	LDO6 Discharge Enabled/Disabled control: 0b: Disable Pull down will not be activated when LDO6 is disabled by any event 1b: Enable Pull down will be activated when LDO6 is disabled by RESET_N going low or Ido6_en=0 or a Sequenced shutdown or Ido6_susd_stau=1(VIN6_UVLO/LDO6_OCP/LDO6_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event)
4	ldo5_dis	1	R/W	LDO5 Discharge Enabled/Disabled control: 0b: Disable Pull down will not be activated when LDO5 is disabled by any event 1b: Enable Pull down will be activated when LDO5 is disabled by RESET_N going low or Ido5_en=0 or a Sequenced shutdown or Ido5_susd_stau=1(VIN5_UVLO/LDO5_OCP/LDO5_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event)
3	ldo4_dis	1	R/W	LDO4 Discharge Enabled/Disabled control: 0b: Disable Pull down will not be activated when LDO4 is disabled by any event 1b: Enable Pull down will be activated when LDO4 is disabled by RESET_N going low or Ido4_en=0 or a Sequenced shutdown or Ido4_susd_stau=1(VIN4_UVLO/LDO4_OCP/LDO4_UVP event) or chip_susd_stau=1(TSD or VSYS_UVLO event)

,		-		
				LDO3 Discharge Enabled/Disabled control:
				0b: Disable
				Pull down will not be activated when LDO3 is disabled by any event
2	ldo3 dis	1	R/W	1b: Enable
2	luos_uis	I		Pull down will be activated when LDO3 is disabled by RESET_N going
				low or Ido3_en=0 or a Sequenced shutdown or
				ldo3_susd_stau=1(VIN3_UVLO/LDO3_OCP/LDO3_UVP event) or
				chip_susd_stau=1(TSD or VSYS_UVLO event)
			LDO2 Discharge Enabled/Disabled control:	
			R/W	0b: Disable
				Pull down will not be activated when LDO2 is disabled by any event
4	اطعن طنع			1b: Enable
1	ldo2_dis	1		Pull down will be activated when LDO2 is disabled by RESET_N going
				low or Ido2_en=0 or a Sequenced shutdown or
				ldo2_susd_stau=1(VIN12_UVLO/LDO2_OCP/LDO2_UVP event) or
				chip_susd_stau=1(TSD or VSYS_UVLO event)
				LDO1 Discharge Enabled/Disabled control:
				0b: Disable
				Pull down will not be activated when LDO1 is disabled by any event
0	late 4 alter	4		1b: Enable
0 Ido1_dis	iuo i_ais	1	R/W	Pull down will be activated when LDO1 is disabled by RESET_N going
				low or Ido1_en=0 or a Sequenced shutdown or
				ldo1_susd_stau=1(VIN12_UVLO/LDO1_OCP/LDO1_UVP event) or
				chip_susd_stau=1(TSD or VSYS_UVLO event)

• 0x11 RESET Register ----LDOs reset control register. Default = 0x07

Name	Default	Туре		Description	
soft_reset[3:0]	0000	W/C	their default values.	ins a soft reset of the device I2C registers to This bit is cleared upon execution of the other value than "1011" will be ignored.	
Rev.	0	R	Reserved.		
	11	R/W	Option bits to control the length of the deglitch timer for current limit on all LDOs before a fault is triggered:		
			Register value	Slot period(us)	
ocp_time[1:0]			00	125	
			01	250	
			10	500	
			11	1000	
		Rev. 0	Rev. 0 R	soft_reset[3:0] 0000 W/C their default values. Reset function. Any Rev. 0 R Reserved. Option bits to control limit on all LDOs bet Imit on all LDOs bet ocp_time[1:0] 11 R/W 00 10 10 10	

				Prevents Shutdown When a Fault Occurs: 0b: LDO is shutdown if a UVP or OCP event occurs or if the LDO's input VIN12, VIN34, VIN5, VIN6 or VIN7 have a UVLO event. Each shutdown time is about 20ms, then restart again, when the times of shutdown are arrived to three, the according register bit Idox_en will be cleared.
0	flt_sd_b	1	R/W	All LDO(s) are shutdown if a VSYS UVLO or TSD event occurs. Each shutdown time is about 20ms, then restart again, when the times of shutdown are arrived to four, the according register bit Idox_en will be cleared. <i>Notes:</i> If this bit function is desired, flt_sd_b should be set to "0" prior to
				 enabling any LDOs after a Power-On-Reset. 1b: LDO is not shutdown if a UVP or OCP event occurs. If the LDO's input VIN12, VIN34, VIN5, VIN6 or VIN7 have a UVLO event, the associated LDO will be shutdown until the supply returns, but the fault will not be counted. If a VSYS UVLO or TSD event occurs, All LDO(s) will be shutdown until the VSYS supply returns and TSD is
				released, but the fault will not be counted.

• 0x12 ADDR Register ---- I2C address select register. Default = 0x01

Bit	Name	Default	Туре		Description
7:2	Rev.	000000	R	Reserved.	
				Tunnel bits to chang address:	ge value for customer to select a different I2C
				Register Value	I2C Address Settings
1:0	1:0 i2c_addr_sel[1:0]	01	R/W	00	0x20
				01	0x35
				10	0x61
				11	0x72

• 0x15 UVP_INT Register ---- LDO UVP Interrupt register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
				LDO7 UVP Interrupt:
6	Ido7 uur int	0	R/C	0b: Clear
0	ldo7_uvp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO7 output.
				LDO6 UVP Interrupt:
5	ldo6_uvp_int	0	R/C	0b: Clear
5	luoo_uvp_int	0	N/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO6 output.
				LDO5 UVP Interrupt:
4	ldo5_uvp_int	0	R/C	0b: Clear
4	ldo5_dvp_int		R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO5 output.
				LDO4 UVP Interrupt:
3	ldo4_uvp_int	0	R/C	0b: Clear
5	luo4_uvp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO4 output.
				LDO3 UVP Interrupt:
2	ldo3_uvp_int	0	R/C	0b: Clear
2		Ū	100	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO3 output.
				LDO2 UVP Interrupt:
1	ldo2_uvp_int	0	R/C	0b: Clear
•		Ū	100	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO2 output.
	0 Ido1_uvp_int			LDO1 UVP Interrupt:
0		0	R/C	0b: Clear
		U	1.0	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Under-Voltage event detected on the LDO1 output.

• 0x16 OCP_INT Register ---- LDO OCP Interrupt Register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
				LDO7 OCP Interrupt :
				0b:Clear
6	ldo7_ocp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO7 output.

			R/C	LDO6 OCP Interrupt :
5	5 Ido6_ocp_int	0		0b:Clear
Ŭ	1000_00p_int	Ū	100	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO6 output.
				LDO5 OCP Interrupt :
4	Ido E con int	0	R/C	0b:Clear
4	ldo5_ocp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO5 output.
				LDO4 OCP Interrupt :
		0		0b:Clear
3	ldo4_ocp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO4 output.
				LDO3 OCP Interrupt :
_	lala Qua ana sin t	0		0b:Clear
2	ldo3_ocp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO3 output.
				LDO2 OCP Interrupt :
		0	D /0	0b:Clear
1	ldo2_ocp_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Over current event detected on the LDO2 output.
	0 Ido1_ocp_int			LDO1 OCP Interrupt :
			5/0	0b:Clear
0		0	R/C	It can be cleared by reading this register or setting RESET N pin to 0
				1b: Over current event detected on the LDO1 output.
L			l	· ·

• 0x17 TSD_UVLO_INT Register ---- TSD and UVLO Interrupt Register. Default = 0x00

Bit	Name	Default	Туре	Description
				Thermal Shutdown Interrupt:
				0b: Clear
7	tsd_int	0	R/C	It can be cleared by reading this register or setting RESET_N pin to 0
				1b: A Thermal Shutdown event detected or that the temperature has
			fallen below the hysteresis level.	
	6 tsd_wrn_int		R/C	Thermal Warning Interrupt:
				0b: Clear
6		0		It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Thermal Shutdown Warning threshold was surpassed or that the
				temperature has fallen below the hysteresis level.
	5 vsys_uvlo_int		R/C	VSYS Under-Voltage-Lock-Out Interrupt:
F		0		0b: Normal operation
5				It can be cleared by reading this register or setting RESET_N pin to 0
				1b: Indicates that the VSYS power fell below the UVLO input

threshold or that the supplies have risen above the risi after a UVLO fault VIN7 Under-Voltage-Lock-Out Interrupt: 0b: Normal operation	ng unesholds
VIN7 Under-Voltage-Lock-Out Interrupt:	
4 Ido7_uvlo_int 0 R/C It can be cleared by reading this register or setting RES	
1b: Indicates that the VIN7 power fell below the UVLO	
threshold or that the supplies have risen above the rise	ng thresholds
after a UVLO fault	
VIN6 Under-Voltage-Lock-Out Interrupt:	
0b: Normal operation	
3 Ido6_uvlo_int 0 R/C It can be cleared by reading this register or setting RES	
1b: Indicates that the VIN6 power fell below the UVLO	input
threshold or that the supplies have risen above the rise	ng thresholds
after a UVLO fault	
VIN5 Under-Voltage-Lock-Out Interrupt:	
0b: Normal operation	
2 Ido5 uvlo int 0 R/C It can be cleared by reading this register or setting RES	SET_N pin to 0
1b: Indicates that the VIN5 power fell below the UVLO	input
threshold or that the supplies have risen above the rise	ng thresholds
after a UVLO fault	
VIN34 Under-Voltage-Lock-Out Interrupt:	
0b: Normal operation	
1 Ido34_uvlo_int 0 R/C It can be cleared by reading this register or setting RES	SET_N pin to 0
1 hubba_uvio_int 0 10 hvC 1b: Indicates that the VIN34 power fell below the UVL	D input
threshold or that the supplies have risen above the rise	ng thresholds
after a UVLO fault	
VIN12 Under-Voltage-Lock-Out Interrupt:	
0b: Normal operation	
0 Ido12 uvlo int 0 R/C It can be cleared by reading this register or setting RES	SET_N pin to 0
0 Ido12_uvlo_int 0 R/C 1b: Indicates that the VIN12 power fell below the UVL	O input
threshold or that the supplies have risen above the rise	ng thresholds
after a UVLO fault	

• 0x18 UVP_STAU Register ---- LDO UVP Status Register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
6	ldo7_uvp_stau	0	R	LDO7 UVP Status: 0b: Clear 1b: Under-Voltage event occurred on LDO7 output while LDO7 is been commanded to be enabled.

				LDO6 UVP Status:
			R	0b: Clear
5	5 Ido6_uvp_stau	0		1b: Under-Voltage event occurred on LDO6 output while LDO6 is
				been commanded to be enabled.
				LDO5 UVP Status:
4	ldo5 uvp stau	0	R	0b: Clear
-	luco_uvp_stuu	Ū		1b: Under-Voltage event occurred on LDO5 output while LDO5 is
				been commanded to be enabled.
				LDO4 UVP Status:
		0	_	0b: Clear
3	3 Ido4_uvp_stau	0	R	1b: Under-Voltage event occurred on LDO4 output while LDO4 is
				been commanded to be enabled.
		0		LDO3 UVP Status:
			_	0b: Clear
2	ldo3_uvp_stau		R	1b: Under-Voltage event occurred on LDO3 output while LDO3 is
				been commanded to be enabled.
				LDO2 UVP Status:
			_	0b: Clear
1	ldo2_uvp_stau	0	R	1b: Under-Voltage event occurred on LDO2 output while LDO2 is
				been commanded to be enabled.
				LDO1 UVP Status:
			_	0b: Clear
0	ldo1_uvp_stau	0	R	1b: Under-Voltage event occurred on LDO1 output while LDO1 is
				been commanded to be enabled.

• 0x19 OCP_STAU Register ---- LDO OCP Status Register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
6	ldo7_ocp_stau	0	R	LDO7 OCP Status: 0b: Clear 1b: Over current event detected on the LDO7 output while LDO7 is been commanded to be enabled.
5	ldo6_ocp_stau	0	R	LDO6 OCP Status: 0b: Clear 1b: Over current event detected on the LDO6 output while LDO7 is been commanded to be enabled.
4	ldo5_ocp_stau	0	R	LDO5 OCP Status: 0b: Clear 1b: Over current event detected on the LDO5 output while LDO5 is been commanded to be enabled.

			R	LDO4 OCP Status:
3 Ido4_ocp_stau	Idad oon atou	0		0b: Clear
3	luo4_ocp_stau	0	R.	1b: Over current event detected on the LDO4 output while LDO4
				is been commanded to be enabled.
				LDO3 OCP Status:
2	Ida2 aan atau	0	R	0b: Clear
2	2 Ido3_ocp_stau 0	0	К	1b: Over current event detected on the LDO3 output while LDO3
				is been commanded to be enabled.
		0	R	LDO2 OCP Status:
1	Ida2 aon stau			0b: Clear
	ldo2_ocp_stau			1b: Over current event detected on the LDO2 output while LDO2
				is been commanded to be enabled.
			R	LDO1 OCP Status:
0		0		0b: Clear
0	ldo1_ocp_stau			1b: Over current event detected on the LDO1 output while LDO1
				is been commanded to be enabled.

• 0x1A TSD_UVLO_STAU Register ---- TSD and UVLO Status Register. Default = 0x00

Bit	Name	Default	Туре	Description
				Thermal Shutdown Status:
7	tsd_stau	0	R	0b: Normal operation
				1b: A Thermal Shutdown event detected
				Thermal Warning Status:
6	tsd_wrn_stau	0	R	0b: Normal operation
0	isu_wiii_siau	0		1b: The temperature is above the thermal Warning threshold and
				shutdown is impending.
				VSYS Under-Voltage-Lock-Out Status:
Б	5 vsys_uvlo_stau	0	R	0b: Normal operation
5				1b: Indicates that the VSYS power fell below the UVLO input
				threshold.
				VIN7 Under-Voltage-Lock-Out Status:
4	ldo7 uvlo stau	0	R	0b: Normal operation
4	luor_uvio_stau	0	Г	1b: Indicates that the VIN7 power fell below the UVLO input
				threshold while LDO7 is been commanded to be enabled.
				VIN6 Under-Voltage-Lock-Out Status:
3	ldo6_uvlo_stau	0	R	0b: Normal operation
5	luoo_uvio_stau	0		1b: Indicates that the VIN6 power fell below the UVLO input
				threshold while LDO6 is been commanded to be enabled.
				VIN5 Under-Voltage-Lock-Out Status:
2	ldo5_uvlo_stau	0	R	0b: Normal operation
				1b: Indicates that the VIN5 power fell below the UVLO input

				threshold while LDO5 is been commanded to be enabled.
				VIN34 Under-Voltage-Lock-Out Status:
				0b: Normal operation
1	ldo34_uvlo_stau	0	R	1b: Indicates that the VIN34 power fell below the UVLO input
				threshold while LDO3 or LDO4 is been commanded to be
				enabled.
				VIN12 Under-Voltage-Lock-Out Status:
				0b: Normal operation
0	ldo12_uvlo_stau	0	R	1b: Indicates that the VIN12 power fell below the UVLO input
				threshold while LDO1 or LDO2 is been commanded to be
				enabled.

• 0x1B SUSD_STAU Register ---- LDO Suspend Status Register. Default = 0x00

Bit	Name	Default	Туре	Description
				Chip Suspension:
7	abin auge stau	0	Б	0b: Chip normal state
1	chip_susd_stau	0		1b: The entire chip has been suspended due to a global fault
			DRChip Suspension: 0b: Chip normal state 1b: The entire chip has been su conditionDRLDO7 Output Suspended: 0b: LDO7 in normal state. 1b: LDO7 has been suspended: 0b: LDO6 output Suspended: 0b: LDO6 in normal state. 1b: LDO6 has been suspended: 0b: LDO5 Output Suspended: 0b: LDO5 output Suspended: 0b: LDO5 has been suspended: 0b: LDO5 has been suspended: 0b: LDO5 has been suspended: 0cDR0b: LDO6 in normal state. 1b: LDO6 has been suspended: 0b: LDO5 has been suspended: 1b: LDO5 has been suspended: 0cDR0b: LDO5 in normal state. 1b: LDO4 has been suspended: 0b: LDO4 in normal state. 1b: LDO3 output Suspended: 0cDR0b: LDO3 in normal state. 1b: LDO3 has been suspended: 0cDR0b: LDO3 in normal state. 1b: LDO3 has been suspended: 0cDR0b: LDO3 in normal state. 1b: LDO3 has been suspended: 0c	condition
				LDO7 Output Suspended:
6	ldo7_susd_stau	0	R	0b: LDO7 in normal state.
				1b: LDO7 has been suspended due to a fault condition.
				LDO6 Output Suspended:
5	ldo6_susd_stau	0	R	0b: LDO6 in normal state.
				1b: LDO6 has been suspended due to a fault condition.
				LDO5 Output Suspended:
4	ldo5_susd_stau	0	R	0b: LDO5 in normal state.
				1b: LDO5 has been suspended due to a fault condition.
				LDO4 Output Suspended:
3	ldo4_susd_stau	0	R	0b: LDO4 in normal state.
				1b: LDO4 has been suspended due to a fault condition.
				LDO3 Output Suspended:
2	ldo3_susd_stau	0	R	0b: LDO3 in normal state.
				1b: LDO3 has been suspended due to a fault condition.
				LDO2 Output Suspended:
1	ldo2_susd_stau	0	R	0b: LDO2 in normal state.
				1b: LDO2 has been suspended due to a fault condition.
				LDO1 Output Suspended:
0	ldo1_susd_stau	0	R	0b: LDO1 in normal state.
				1b: LDO1 has been suspended due to a fault condition.

• 0x1C UVP_INTMA Register ---- LDO UVP Interrupt MASK Register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
				LDO7 UVP Mask:
6	ldo7 uwn mook	0	R/W	0b: No masking of interrupt.
0	ldo7_uvp_mask	0	r/ W	1b: INTN pin will not change states when LDO7 Under Voltage
				interrupt occurs
				LDO6 UVP Mask:
5	ldo6_uvp_mask	0	R/W	0b: No masking of interrupt.
5	idoo_uvp_mask	0		1b: INTN pin will not change states when LDO6 Under Voltage
				interrupt occurs
				LDO5 UVP Mask:
4	ldo5_uvp_mask	0	R/W	0b: No masking of interrupt.
4	ld05_uvp_mask	0		1b: INTN pin will not change states when LDO5 Under Voltage
				interrupt occurs
				LDO4 UVP Mask:
3	ldo4_uvp_mask	0	R/W	0b: No masking of interrupt.
5	luo4_uvp_mask	0		1b: INTN pin will not change states when LDO4 Under Voltage
				interrupt occurs
				LDO3 UVP Mask:
2	ldo3_uvp_mask	0	R/W	0b: No masking of interrupt.
2	ld05_dvp_mask	0		1b: INTN pin will not change states when LDO3 Under Voltage
				interrupt occurs.
				LDO2 UVP Mask:
1	ldo2_uvp_mask	0	R/W	0b: No masking of interrupt.
		U	1.7.4.4	1b: INTN pin will not change states when LDO2 Under Voltage
				interrupt occurs
				LDO1 UVP Mask:
0	ldo1_uvp_mask	0	R/W	0b: No masking of interrupt.
		U	1.7, 4.4	1b: INTN pin will not change states when LDO1 Under Voltage
				interrupt occurs

• 0x1D OCP_INTMA Register ---- LDO OCP Interrupt MASK Register. Default = 0x00

Bit	Name	Default	Туре	Description
7	Rev.	0	R	Reserved
6	ldo7_ocp_mask	0	R/W	LDO7 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO7 Over-Current interrupt occurs.

5 Ido6_ocp_mask 0 R/W LDO6 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO6 Over-Current interrupt occurs. 4 Ido5_ocp_mask 0 R/W LDO5 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W R/W Do: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current interrupt occurs.				1	· · · · · · · · · · · · · · · · · · ·
5 Ido6_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO6 Over-Current interrupt occurs. 4 Ido5_ocp_mask 0 R/W LDO5 OCP Mask: 3 Ido4_ocp_mask 0 R/W Ib: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W Ib: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W IDO3 OCP Mask: 1 Ido2_ocp_mask 0 R/W IDO2 OCP Mask: 1 Ido2_ocp_mask 0 R/W IDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W IDO2 OCP Mask: 0 IDO2 OCP Mask: IDO: No masking of interrupt. ID: INTN pin will not change states when LDO2 Over-Current interrupt occurs.				D/M	LDO6 OCP Mask:
1 Ido1_ocp_mask 0 R/W Ib: INTN pin will not change states when LDO6 Over-Current interrupt occurs. 4 Ido5_ocp_mask 0 R/W LDO5 OCP Mask: 0b: No masking of interrupt. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 2 Ido3_ocp_mask 0 R/W R/W DO3 OCP Mask: 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W R/W DO3 OCP Mask: DO3 OCP Mask: 1 Ido2_ocp_mask 0 R/W R/W DD3 OCP Mask: DD3 OVER-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W N/W DD2 OCP Mask: DD3 OVER-Current interrupt. 1 Ido2_ocp_mask 0 R/W N/W DD2 OCP Mask: DD3 OVER-Current interrupt. 1 Ido2_ocp_mask 0 R/W N/W DD2 OCP Mask: DD3 OVER-Current interrupt. <	5	ldo6 ocn mask	0		0b: No masking of interrupt.
4 Ido5_ocp_mask 0 R/W LD05 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD05 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W LD04 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD04 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LD03 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD04 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LD02 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD03 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LD02 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD03 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LD02 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD02 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LD01 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LD01 Over-Current	5	ldoo_ocp_mask	0	1.7.00	1b: INTN pin will not change states when LDO6 Over-Current
4 Ido5_ocp_mask 0 R/W Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 1 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO2 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current					interrupt occurs.
4 Ido5_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 3 Ido3_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1 Ido1_ocp_mask 0 R/W No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current					LDO5 OCP Mask:
1 1b: INTN pin will not change states when LDO5 Over-Current interrupt occurs. 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 1 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 1 Ido2_ocp_mask 0 R/W LDO3 OCP Mask: 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W DO Ido1 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 No masking of interrupt.	1	ldo5 och mack	0		0b: No masking of interrupt.
3 Ido4_ocp_mask 0 R/W LDO4 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current	4	luo5_ocp_mask	0		1b: INTN pin will not change states when LDO5 Over-Current
3 Ido4_ocp_mask 0 R/W 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current interrupt occurs.					interrupt occurs.
3 Ido4_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO4 Over-Current interrupt occurs. 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 0b: No masking of interrupt. 1 Ido2_ocp_mask 0 R/W 0 Ido2_ocp_mask 0 R/W 0 Ido1_ocp_mask 0 R/W 0 Ido1_ocp_mask 0 R/W					LDO4 OCP Mask:
1 Ido3_ocp_mask 0 R/W IDO3 OCP Mask: Ob: No masking of interrupt. Ib: INTN pin will not change states when LDO3 Over-Current interrupt occurs. Ib: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W IDO2 OCP Mask: Ob: No masking of interrupt. Ib: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W IDO2 OCP Mask: Ob: No masking of interrupt. Ib: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W IDO1 OCP Mask: Ob: No masking of interrupt. Ib: INTN pin will not change states when LDO1 Over-Current Ib: INTN pin will not change states when LDO1 Over-Current	2	Idad oon maak	0		0b: No masking of interrupt.
2 Ido3_ocp_mask 0 R/W LDO3 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current	3	ldo4_ocp_mask	U	r./ vv	1b: INTN pin will not change states when LDO4 Over-Current
2 Ido3_ocp_mask 0 R/W Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current					interrupt occurs.
2 Ido3_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO2 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W Ib: INTN pin will not change states when LDO1 Over-Current					LDO3 OCP Mask:
1 Ido0_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO3 Over-Current interrupt occurs. 1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current	2	Ido2 oon mook	0		0b: No masking of interrupt.
1 Ido2_ocp_mask 0 R/W LDO2 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current	2	ldos_ocp_mask	U	r/vv	1b: INTN pin will not change states when LDO3 Over-Current
1 Ido2_ocp_mask 0 R/W Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: Ob: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current					interrupt occurs.
1 Ido2_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0 Ido1_ocp_mask 0 R/W Ib: INTN pin will not change states when LDO2 Over-Current					LDO2 OCP Mask:
0 Ido1_ocp_mask 0 R/W Interrupt occurs. 1b: INTN pin will not change states when LDO2 Over-Current interrupt occurs. 0 Ido1_ocp_mask 0 R/W R/W DO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current	4	IdeO een meel	0		0b: No masking of interrupt.
0 Ido1_ocp_mask 0 R/W LDO1 OCP Mask: 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current		ldoz_ocp_mask	U	r/vv	1b: INTN pin will not change states when LDO2 Over-Current
0 Ido1_ocp_mask 0 R/W 0b: No masking of interrupt. 1b: INTN pin will not change states when LDO1 Over-Current					interrupt occurs.
0 Ido1_ocp_mask 0 R/W 1b: INTN pin will not change states when LDO1 Over-Current					LDO1 OCP Mask:
1b: INTN pin will not change states when LDO1 Over-Current			0		0b: No masking of interrupt.
interrupt occurs.	0	ido1_ocp_mask	U	K/W	1b: INTN pin will not change states when LDO1 Over-Current
					interrupt occurs.

• 0x1E TSD_UVLO_INTMA Register ---- TSD and UVLO Interrupt MASK Register. Default = 0x00

Bit	Name	Default	Туре	Description
				Thermal Shutdown Mask:
7	tsd_mask	0	R/W	0b: No masking of interrupt.
1	lsu_mask	0		1b: INTN pin will not change states when a Thermal Shutdown
				interrupt occurs.
				Thermal Warning Mask:
6	ted wrn mack	0	R/W	0b: No masking of interrupt.
0	6 tsd_wrn_mask			1b: INTN pin will not change states when a Thermal Shutdown
				Warning interrupt occurs.
			R/W	VSYS Under-Voltage-Lock-Out Mask:
5	vsys uvlo mask	0		0b: No masking of interrupt
5	vsys_uvio_illask	0		1b: INTN pin will not change states when VSYS Input Power
				Under Voltage interrupt occurs.
4	ldo7 uvlo mask	0	R/W	VIN7 Under-Voltage-Lock-Out Mask:
4	ldo7_uvlo_mask	0		0b: No masking of interrupt

				1b: INTN pin will not change states when VIN7 Input Power
				Under Voltage interrupt occurs.
				VIN6 Under-Voltage-Lock-Out Mask:
2		0	R/W	0b: No masking of interrupt
3	ldo6_uvlo_mask	U	r/ vv	1b: INTN pin will not change states when VIN6 Input Power
				Under Voltage interrupt occurs.
			R/W	VIN5 Under-Voltage-Lock-Out Mask:
~	2 Ido5_uvlo_mask	0		0b: No masking of interrupt
2				1b: INTN pin will not change states when VIN5 Input Power
				Under Voltage interrupt occurs.
				VIN34 Under-Voltage-Lock-Out Mask:
4	ldo34_uvlo	0		0b: No masking of interrupt
1	_mask	0	R/W	1b: INTN pin will not change states when VIN34 Input Power
				Under Voltage interrupt occurs.
			R/W	VIN12 Under-Voltage-Lock-Out Mask:
_	ldo12_uvlo _mask	0		0b: No masking of interrupt
0				1b: INTN pin will not change states when VIN12 Input Power
				Under Voltage interrupt occurs.

Symbol	Parameters (Items)	Value	Unit
Vsys, Vin12, Vin34, Vin5, Vin6, Vin7	POWER IN Pins Voltage	-0.3 to 6	V
LDO1~7	POWER OUT Pins Voltage	-0.3 to (V _{IN} + 0.3) ≤ 6	
SDA, SCL, RESET_N	SDA, SCL and RESET_N Pins Voltage	-0.3 to 6	V
INTN	INTN Pin Voltage	-0.3 to 6	V
IMAX1/2	LDO1/2 Maximum Load Current	1200	mA
I _{MAX3~7}	LDO3~7 Maximum Load Current	400	mA
P _D ⁽¹⁾⁽²⁾	Maximum Power Consumption, Ta=25°C	1330	mW
R _{0JA} ⁽¹⁾	Thermal Resistance, Junction–to–Ambient,Ta=25°C	75	°C/W
TJ	Operating Junction Temperature	-40 to 150	°C
Tstg	Storage Temperature	-65 to 150	°C
T _{SLOD}	Lead Temperature (Soldering, 10 sec)	300	°C
ESD ⁽³⁾	НМВ	4000	V
E90(**	CDM	1500	V

Absolute Maximum Ratings

Note (1): PD and R_{BJA} are measured under natural convection (still air) at TA = 25°C with the component mounted on 101.5*114.5mm FR-4, 4layer, Top and Bottom layer 1.5oz, both two inner layer 1oz. Meet JEDEC (JESD51-9) standard.

Note (2): Recommended operating conditions are only used to limit the reasonable use range of the single condition of the product, and the circuit use must comply with other instructions in the manual. For parameter performance indicators, please refer to the EC table and the test condition specification in the table.





Power Dissipation

Measurement Board pattern



HBM tested per EIA/JESD22-A114

```
CDM tested per EIA/JESD22-C101
```
Recommended Operating Conditions

Symbol	Parameters	Rating	Unit
Vvsys	Supply Input Voltage	2.7 to 5.5	V
Vvin12	Supply Input Voltage	1.0 to 2.0	V
V _{VIN34}	Supply Input Voltage	1.9 to 5.5	V
V _{VIN5}	Supply Input Voltage	1.9 to 5.5	V
V _{VIN6}	Supply Input Voltage	1.9 to 5.5	V
V _{VIN7}	Supply Input Voltage	1.9 to 5.5	V
LDO3~7	Output Current(400mA LDO)	0 to 400	mA
LDO1/2	Output Current(1200mA LDO)	0 to 1200	mA
TA	Operating Ambient Temperature	-40 to 85	°C
CVIN12	Effective Input Ceramic Capacitor Value	4.7 to 47	uF
Cvsys/Cvin34/ Cvin5/Cvin6/ Cvin7	Effective Input Ceramic Capacitor Value	0.47 to 10	uF
CVREF	Effective Bypass Ceramic Capacitor Value	0 to 1	uF
CLDO1/2	Effective Output Ceramic Capacitor Value(1200mA LDO)	4.7 to 22	uF
C LDO3~7	Effective Output Ceramic Capacitor Value(400mA LDO)	0.68 to 10	uF
ESR	Input and Output Capacitor Equivalent Series Resistance (ESR)	5 to 100	mΩ

Electrical Characteristics

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \text{ or } 2.7V \text{ whichever greater, } I_{OUT}=1mA, C_{VIN12}=10\mu\text{F}, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1u\text{F}, C_{LDO1}=C_{LDO2}=10\mu\text{F}, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu\text{F}, C_{VREF}=0.1\mu\text{F}, Ta=-40^{\circ}\text{C} \sim 85^{\circ}\text{C}. \text{ Typical values are at. } Ta=25^{\circ}\text{C}, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
Vvin12	VIN12 Input Voltage Range	Vvin12>(Vld01/2+Vdrop_ld01/2)	1.0		2.0	V
V _{VIN34} ⁽⁴⁾ , V _{VIN5} ⁽⁴⁾ , V _{VIN6} ⁽⁴⁾ , V _{VIN7} ⁽⁴⁾	VIN34,VIN5,VIN6, VIN7 Input Voltage Range		1.9		5.5	V
V _{VSYS} ⁽⁵⁾	VSYS Voltage Range	V _{LDO1/2} +1.6V, V _{VSYS} ≥2.7V & V _{VSYS} >V _{LDOx} +0.5V	2.7		5.5	V
	VSYS Under-voltage	Rising, Ta=25 ⁰C	2.3	2.55	2.8	V
V UVLO_VSYS	lock-out	Falling, Ta=25 °C	1.95	2.2	2.45	V
	VIN12 Under-voltage	Rising	0.8	0.9	1.1	V
V_{UVLO_VIN12}	lock-out	Falling	0.7	0.85	1.0	V
Vuvlo_vin34,	VIN34,VIN5,VIN6,	Rising	1.7	1.8	1.9	V
V UVLO_VIN5, V UVLO_VIN6, V UVLO_VIN7	VIN34, VIN3,	Falling	1.65	1.75	1.8	V
Iq_on ⁽⁹⁾		Active mode: V _{RESET_N} =High and enable all LDO by I ² C, no load	90	150	250	μA
IQ_OFF ⁽⁹⁾	Vvsys Current	Vreset_n=0V	0.01	1.5	3	μA
I _{Q_STB} ⁽⁹⁾		V _{RESET_N} =V _{VSYS} and disable chip by I ² C	10	30	45	μA
Ireset_n	RESET_N Pull-down Current	VRESET_N=5.5V, VVSYS=5.5V	0.01	0.3	1	μA
Vreset_nh	RESET_N Input Voltage High		0.9			V
$V_{\text{RESET}_{NL}}$	RESET_N Input Voltage Low				0.4	V
VI2CH	SCL/SDA Input Voltage High		0.9			V
V _{I2CL}	SCL/SDA Input Voltage Low				0.3	V
Vol	SDA Logic Low Output	3mA Sink			0.4	V

38

 $(Unless otherwise noted, V_{VIN12}=V_{LD01/2}+0.25V, V_{VSYS}=(V_{LD01/2}+1.6V) \text{ or } 2.7V \text{ whichever greater, } I_{OUT}=1\text{mA}, C_{VIN12}=10\mu\text{F}, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1\text{uF}, C_{LD01}=C_{LD02}=10\mu\text{F}, C_{LD03}=C_{LD04}=C_{LD05}=C_{LD06}=C_{LD07}=1\mu\text{F}, C_{VREF}=0.1\mu\text{F}, Ta=-40^{\circ}\text{C} \sim 85^{\circ}\text{C}. Typical values are at. Ta=25 °C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LD01/2}=1.05V, V_{LD03/4/5/6/7}=2.8V.)$

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
Vol_intn	INTN Output Low Voltage	3mA Sink			0.4	V
T _{TSD} ⁽⁶⁾	Thermal shutdown threshold	TJ rising	T _J rising 130		165	°C
Thys_tsd ⁽⁶⁾	Thermal shutdown hysteresis	TJ falling from shutdown	tdown			°C
T _{TSB} ⁽⁶⁾	Thermal warning threshold	TJ rising		125		°C
Тнуѕ_тѕв ⁽⁶⁾	Thermal warning hysteresis	TJ falling from warning		25		°C

1200mA LDO1/2

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
	Output Voltage	I _{OUT} =1mA~1200mA, Ta=25⁰C	-1.0		1.0	%
VLDO1/2	Output Voltage	I _{о∪т} =10mА, Та=-40°С~85°С	-1.5		1.5	%
	Dropout Voltago	Ι _{ουτ} =500mA, V _{ουτ} =1.05V		50	75	mV
Vdrop_ld01/2 ⁽⁷⁾	Dropout Voltage	I _{OUT} =1000mA, V _{OUT} =1.05V		100	150	IIIV
		Only LDO1 or LDO2 on, no load.		65	100	uA
IQLDO1/2_VSYS	Quiescent	Total current on VSYS		05	100	uA
	Current	Only LDO1 or LDO2 on, no load.		10	20	uA
IQLD01/2_VIN		Total current on VIN12		10	20	uA
	VIN12 Standby	$V_{VSYS}=V_{VIN12}=3.8V, V_{RESET_N}=0V$		0.1	1	uA
Q_OFF_LDO1/2	Current	or Shutdown by I ² C		0.1	1	uA
IOUT_LDO1/2	Output Current		1200			mA
	Current Limit	Default Ilimit register value,	1200	1200 1400 250		mA
LIM_LDO1/2		Ta=25°C	1200	1400	2500	IIIA
	Short Current	Default Ilimit register value	200	350	500	mA
ISHORT_LDO1/2	Limit	V _{LDO1/2} =0V, Ta=25°C	200	550	500	
	OUTPUT Under	Falling, Vout=1.05V		90		%
UVPLD01/2 ⁽¹⁰⁾	Voltage	@Vvsys-Vout>1.1V		90		V_target
UVFLD01/2	Protection	Rising, Vout=1.05V		95		%
	FIOLECTION	@V _{VSYS} -V _{OUT} >1.1V		90		V_target
TMRLD01/2	LDO1/2	Vout=1.05V, Time between Vout	T 50 80 110		110	us
I IVITLDO1/2	Protection Timer	forced to 0.9V and INIT going low	50	00	110	us
RegLOAD_LDO1/2	Load Regulation	1mA≤I _{OUT} ≤1200mA		10	20	mV

(Unless otherwise noted, $V_{VIN12}=V_{LD01/2}+0.25V$, $V_{VSYS}=(V_{LD01/2}+1.6V)$ or 2.7V whichever greater, $I_{OUT}=1mA$, $C_{VIN12}=10\mu$ F, $C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1u$ F, $C_{LD01}=C_{LD02}=10\mu$ F, $C_{LD03}=C_{LD04}=C_{LD05}=C_{LD06}=C_{LD07}=1\mu$ F, $C_{VREF}=0.1\mu$ F, $Ta=-40^{\circ}C\sim85^{\circ}C$. Typical values are at. $Ta=25^{\circ}C$, $V_{VSYS}=3.8V$; $V_{VIN12}=1.3V$; V_{VIN34} , V_{VIN5} , V_{VIN6} , $V_{VIN7}=3.8V$; $V_{LD01/2}=1.05V$, $V_{LD03/4/5/6/7}=2.8V$.)

Symbol	Parameters	Parameters Conditions Min		Тур	Мах	Unit
	V _{VIN12} Line Regulation	V _{LDO1/2} +0.25V≤V _{VIN12} ≤2V (I _{OUT} =1mA)		0.01	0.2	%/V
Regline_ldo1/2	V _{VSYS} Line Regulation	2.7V or (V _{LDO1/2} +1.6V) whichever greater <v<sub>VSYS<5.5V, V_{VIN12}=V_{LDO1/2}+0.25V, I_{OUT}=1mA</v<sub>		0.01	0.2	%/V
	Dinala Dejection	V _{IN} to V _{OUT} , f=1kHz, Ripple 0.2Vp-p, I _{OUT} =30mA	65	80	100	٩b
PSRR_LD01/2 ⁽⁶⁾	Ripple Rejection	V _{VSYS} to V _{LDO1/2} , f=1kHz, Ripple 0.2Vp-p, I _{OUT} =30mA	65	80	100	dB
en_ld01/2 ⁽⁶⁾	Output Noise	V _{VIN12} =1.55V, V _{OUT} =1.05V, lout=30mA, f=10Hz to 100kHz		30	100	μV _{RMS}
RLOW_LDO1/2	Output resistance of auto discharge at off state	V _{RESET_N} =0V, or Shutdown by I ² C, V _{OUT} =0.5V, Ta=25 ^o C V _{SYS} =3.8V, V _{IN12} =1.3V	250	350	450	Ω
) ((6)		V _{VIN12} =V _{LDO1/2} +0.3V to V _{LDO1/2} +1.3V≤2V in 10us, I _{OUT} =1mA, Ta=25°C		18	30	mV
Vtrln_ld01/2 ⁽⁶⁾	Line transient	V _{VIN12} =V _{LDO1/2} +1.3V to V _{LDO1/2} +0.3V≤2V in 10us, I _{OUT} =1mA, Ta=25°C		18	30	mV
(6)	Lood transient	I _{OUT} =1mA to 1200mA in 10us V _{VIN12} =V _{LDO1/2} +0.5V≤2V, Ta=25⁰C		120	180	mV
Vtrld_+ld01/2 ⁽⁶⁾	Load transient	I _{OUT} =1200mA to 1mA in 10us V _{VIN12} =V _{LDO1/2} +0.5V≤2V, Ta=25⁰C		80	120	mV
Ton_ld01/2 ⁽⁶⁾⁽⁸⁾	Turn-On Time	V _{OUT} ≥0.8V From assertion of enable to V _{OUT} =95%V _{LDO1/2(NOM)}		450	1500	μs

40

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \text{ or } 2.7V \text{ whichever greater, } I_{OUT}=1\text{mA}, C_{VIN12}=10\mu\text{F}, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1\text{uF}, C_{LDO1}=C_{LDO2}=10\mu\text{F}, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu\text{F}, C_{VREF}=0.1\mu\text{F}, Ta=-40^{\circ}\text{C} \sim 85^{\circ}\text{C}. Typical values are at. Ta=25 °C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$

400mA LDO3/LDO4

Symbol	Parameters Conditions Min		Тур	Мах	Unit	
) ((7)		I _{OUT} =400mA, V _{LDO3/4} =1.8V		150	300	mV
Vdrop_ldo3/4 ⁽⁷⁾	Dropout Voltage	I _{OUT} =400mA, V _{LDO3/4} =2.8V		110	175	mV
	Regulated Output	lou⊤=1mA~400mA, Ta=25°C	-2		2	%
VLDO3/4	Voltage	I _{OUT} =1mA, Ta =-40°C∼85°C	-2		2	70
	Output Voltage	V _{LDO3/4} =2.8V 3.3V≤V _{VIN34} ≤5.5V,				
Regline_ldo3/4	Line Regulation	Iout=10mA		0.01	0.2	%/V
	Line Regulation	$(\Delta V_{LDO3/4}/\Delta V_{VIN34}/V_{LDO3/4})$				
Pogesses	Output Voltage	I _{OUT} from 1mA to 400mA		10	30	mV
Regload_ld03/4	Load Regulation			10	30	IIIV
		VLD03/4=2.8V, IOUT=1mA,				
		V_{VIN34} =3.8V to 5.5V in 10us,		5	5 20	
		Ta=25°C				
	Line Transient	V _{LDO3/4} =2.8V, I _{OUT} =1mA,				
) <i>(</i> (6)	(The absolute	V _{VIN34} =5.5V to 3.8V in 10us,		5 2		1221 (
Vtrln_ld03/4 ⁽⁶⁾	value of the	Ta=25°C				mv
	output change)	IOUT=1mA, VVIN34 =VOUT+1 to 5.5V		5	35	
		at 10us/V, Ta=25°C		5	- 55	
		IOUT=1mA, V_{VIN34} =5.5V to V_{OUT} +1 at		5	35	
		10us/V, Ta=25°C		5	- 55	
		VLD03/4=2.8V, VVIN34=3.8V,				
	Load Transient	I_{OUT} from 1mA to 400mA in 10us,		40	80	
Vtrld_ld03/4 ⁽⁶⁾	(The absolute	Ta=25°C				mv
V TRLD_LDO3/4	value of the	VLD03/4=2.8V, VVIN34=3.8V,				mv
	output change)	I _{OUT} from 400mA to 1mA in 10us,		40	80	
		Ta=25°C				
		Only LDO3 or LDO4 on, no load.		30	55	uA
IQLDO3/4_VSYS	Quiescent	Total current on VSYS		30	55	uA
	Current	Only LDO3 or LDO4 on, no load.		14	30	
IQLD03/4_VIN		Total current on VIN34		14	30	uA
	VIN3~4 Standby	$V_{VSYS}=V_{VIN3/4}=3.8V, V_{RESET_N}=0V$	0.1	0.1	1 1	uA
Iq_off_ld03/4	Current	or Shutdown by I ² C		0.1		

(Unless otherwise noted, $V_{VIN12}=V_{LD01/2}+0.25V$, $V_{VSYS}=(V_{LD01/2}+1.6V)$ or 2.7V whichever greater, $I_{OUT}=1mA$, $C_{VIN12}=10\mu$ F, $C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1u$ F, $C_{LD01}=C_{LD02}=10\mu$ F, $C_{LD03}=C_{LD04}=C_{LD05}=C_{LD06}=C_{LD07}=1\mu$ F, $C_{VREF}=0.1\mu$ F, $Ta=-40^{\circ}C\sim85^{\circ}C$. Typical values are at. $Ta=25^{\circ}C$, $V_{VSYS}=3.8V$; $V_{VIN12}=1.3V$; V_{VIN34} , V_{VIN5} , V_{VIN6} , $V_{VIN7}=3.8V$; $V_{LD01/2}=1.05V$, $V_{LD03/4/5/6/7}=2.8V$.)

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
Iout_ldo3/4	Output Current		400			mA
	Over Current	Default Ilimit register value,	400	550	900	mA
ILMT_LDO3/4	Limit	V _{VIN34} =V _{LDOx_VSET} +1V, Ta=25 ^o C	400	550	900	ША
I _{SHORT_LDO3/4}	Short Current	Default Ilimit register value,	20	45	80	mA
ISHORI_LDO3/4	Limit	V _{LDO3/4} =0V, Ta=25°C	20	40	00	
	OUTPUT Under	Falling, Vout=2.8V		80		%
UVP _{LDO3/4} ⁽¹⁰⁾	Voltage	@Vvsys-Vout>1.1V		00		Vtarget
OVFLD03/4	Protection	Rising, Vout=2.8V		90		%
	FIOLECIION	@Vvsys-Vout>1.1V		30		Vtarget
TMRLD03/4	LDO3/4 Vout=2.8V, Time between Vout	50	80	110	us	
TIVIT CLDO3/4	Protection Timer	forced to 2.2V and INIT going low	50	00		us
PSRR LDO3/4 ⁽⁶⁾	Power Supply	f=1kHz, C _{LDO3/4} =1µF, I _{OUT} =20mA,	72	92	112	dB
TORK_LD03/4	Rejection Ratio	$V_{VSYS}=V_{LDOX_{VSET}}+1V$, Ta=25°C	12	52	112	чD
		10Hz to 100kHz,				
en ⁽⁶⁾	Output Noise	Iout=30mA, VLD03/4=2.8V,		10	100	µV _{RMS}
en	Output Noise	$V_{VSYS}=V_{VIN34}=3.8$,		10	100	μvrms
		С _{LDO3~4} =1µF, Ta=25°С				
	Output resistance	Vsys=Vin34=3.8V, Vreset_n=0V,				
RLOW_LDO3/4	of auto discharge	or Shutdown by I ² C, IOUT=10mA,	250	350	450	Ω
	at off state	Ta=25 ⁰C				
Ton_ldo3/4 ⁽⁶⁾⁽⁸⁾	Output Turn-on	From enable to V_{OUT} =95% of		180	300	110
I UN_LDO3/4	Delay Time	Vout(NOM)		100	300	us

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \ or \ 2.7V \ whichever \ greater, \ I_{OUT}=1mA, C_{VIN12}=10\muF, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1uF, \ C_{LDO1}=C_{LDO2}=10\muF, \ C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\muF, \ C_{VREF}=0.1\muF, \ Ta=-40^{\circ}C\sim85^{\circ}C. \ Typical \ values \ are \ at. \ Ta=25^{\circ}C, \ V_{VSYS}=3.8V; \ V_{VIN12}=1.3V; \ V_{VIN34}, V_{VIN5}, \ V_{VIN6}, \ V_{VIN7}=3.8V; \ V_{LDO1/2}=1.05V, \ V_{LDO3/4/5/6/7}=2.8V.)$

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
) ((7)		I _{OUT} =400mA, V _{LDO5~7} =1.8V		150	300	mV
Vdrop_ld05~7 ⁽⁷⁾	Dropout Voltage	Iout=400mA, Vldo5-7=2.8V		110	175	mV
M	Regulated Output I _{OUT} =1mA~400mA,Ta=25°		-2		2	%
VLDO5~7	Voltage	I _{OUT} =1mA~400mA, Ta=-40°C~85°C	-2		2	70
	Output Voltage	V _{LD05~7} =2.8V 3.3V≤V _{VIN5~7} ≤5.5V,				
Regline_ldo5~7	Line Regulation	I _{OUT} =10mA		0.01	0.2	%/V
		($\Delta V_{LDO5-7}/\Delta V_{VINX}/V_{LDO5-7}$)				
Pegiova i pos	Output Voltage	I _{OUT} from 1mA to 400mA		10	30	mV
Regload_ldo5~7	Load Regulation $\Delta V_{LDO5~7}$			10	50	IIIV
		VLD05~7=2.8V, IOUT=1mA,				
		$V_{VIN5\sim7}$ =3.8V to 5.5V in 10us,		5	20	
		Ta=25°C				
	Line Transient	$V_{LDO5\sim7}=2.8V$, $I_{OUT}=1mA$,				
Vtrln ldo5~7 ⁽⁶⁾	(The absolute	V _{IN5~7} =5.5V to 3.8V in 10us,		5		mv
VIREN_ED05~7	value of the	Ta=25°C				IIIV
	output change)	$I_{OUT}=1mA$, $V_{VIN5\sim7}=V_{OUT}+1$ to 5.5V		5	35	
		at 10us/V, Ta=25°C		Ŭ		
		$I_{OUT}=1mA$, $V_{VIN5\sim7}=5.5V$ to $V_{OUT}+1$		5	35	
		at 10us/V, Ta=25°C		Ű		
		VLD05~7=2.8V, VVSYS=3.8V,				
	Load Transient	I _{OUT} from 1mA		40	80	
Vtrld_ld05~7 ⁽⁶⁾	(The absolute	to 400mA in 10us, Ta=25°C				mv
	value of the	VLD05~7=2.8V, VVSYS=3.8V,				
	output change)	I_{OUT} from 400mA to 1mA in 10us,		40	80	
		Ta=25°C				
IQLDO=5~7_VSYS		Only LDO5 or LDO6 or LDO7 on,		30	55	uA
	-	no load. Total current on VSYS				
	Quiescent Current	Only LDO5 or LDO6 or LDO7 on,				_
$IQ_{LDO=5\sim7_VIN}$		no load. Total current on		14	30	uA
		VIN5/VIN6/VIN7				
Q_OFF_LDO5~7	VIN5~7 Standby	Vvsys=Vvin5~7=3.8V, Vreset_n=0V		0.1	1	uA
	Current	or Shutdown by I ² C				

400mA LDO5~LDO7

 $(Unless otherwise noted, V_{VIN12}=V_{LDO1/2}+0.25V, V_{VSYS}=(V_{LDO1/2}+1.6V) \text{ or } 2.7V \text{ whichever greater, } I_{OUT}=1\text{mA}, C_{VIN12}=10\mu\text{F}, C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1\text{uF}, C_{LDO1}=C_{LDO2}=10\mu\text{F}, C_{LDO3}=C_{LDO4}=C_{LDO5}=C_{LDO6}=C_{LDO7}=1\mu\text{F}, C_{VREF}=0.1\mu\text{F}, Ta=-40^{\circ}\text{C} \sim 85^{\circ}\text{C}. Typical values are at. Ta=25 °C, V_{VSYS}=3.8V; V_{VIN12}=1.3V; V_{VIN34}, V_{VIN5}, V_{VIN6}, V_{VIN7}=3.8V; V_{LDO1/2}=1.05V, V_{LDO3/4/5/6/7}=2.8V.)$

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
IOUT_LDO5~7	Output Current	rrent				mA
Ilmt_ldo5~7	Over Current Limit	Default Ilimit register value, V _{VIN5/6/7} =V _{LDOx_VSET} +1V, Ta=25°C	400	550	900	mA
Ishort_ldo5~7	Short Current Limit	Default Ilimit register value, V _{LD05~7} =0V, Ta=25ºC	20	45	80	mA
UVP LD05~7 ⁽¹⁰⁾	OUTPUT Under Voltage	Falling, Vout=2.8V @Vvsys-Vout>1.1V		80		% V_target
	Protection	Rising, V _{OUT} =2.8V @V _{VSYS} -V _{OUT} >1.1V		90		% V_target
TMR LDO5~7	LDO5~7 Protection Timer	Vout=2.8V, Time between Vout forced to 2.2V and INIT going low	50		110	us
PSRR_LD05~7 ⁽⁶⁾	Power Supply Rejection Ratio f=1kHz, CLDO5~7=1µF, IOUT=20mA, VVSYS=VLDOX_VSET+1V, 70 Ta=25°C		70	90	110	dB
ел ⁽⁶⁾	Output Noise	10Hz to 100kHz, I _{OUT} =30mA, V _{LDO5-7} =2.8V, V _{VSYS} = V _{VIN5-7} =3.8V, C _{LDO5-7} =1µF, Ta=25°C		10	100	µV _{RMS}
Rlow_ld05~7	Output resistance of auto discharge at off state	V _{SYS} =V _{IN5∽7} =3.8V, V _{RESET_N} =0V, or Shutdown by I²C, I _{OUT} =10mA, Ta=25⁰C	250	350	450	Ω
Ton_ldo5~7 ⁽⁶⁾⁽⁸⁾	Output Turn-on Delay Time	From enable to V _{OUT} =95% of Vout(NOM)		180	300	us

Note (4): Here V_{VINx} means internal circuit can work normal. If V_{VINx} - V_{LDOx} , Output voltage follow V_{VINx} (I_{OUT}=1mA), circuit is safety.

For the LDO1/2, when I_{OUT_LDO1/2}>800mA, (V_{VIN12}-V_{LDO1/2}) should be less than 0.5V.

Note (5): Here V_{VSYS}>V_{UVLO_VSYS} means internal control circuit can work normal. If V_{VSYS}<2.7 or

 $V_{VSYS} < V_{LDO1/2}$ +1.6V, some performance parameters cannot be guaranteed.

Note (6): Guaranteed by design and characterization. not a FT item.

Note (7): V_{DROP_LDOx} FT test method: test the V_{LDOx} voltage at V_{LDOx_vset} +V_{DROPMAX} with output current.

Note (8): T_{ON_LDOx} timing diagram shown as below(x=1~7)

Note (9): Since the power on process of VSYS needs a large current, the BIAS should have a current driving capacity of more than 100mA.



Note (10): For LDOx, if $V_{VSYS} < V_{OUTx} + 1.1V(x=1~7)$, the output UVP interrupt output function for LDOx can not be used. And the corresponding mask UVP interrupt bit in LDOx_MASK(0x1C) register should be set to 1(mask LDOx UVP interrupt output function) through I2C before enable LDOx.

Recommended: Set LDOx_MASK(0x1C) to 0x7F before enable LDOx through I2C to disable all LDO UVP interrupt output function.

Symbol	Parameters		Max	Unit
t1	SCL clock period, Recommended 50% duty.	0.96		us
t2	Data in set-up time to SCL high	100		ns
t3	Data out stable after SCL low	100		ns
t4	SDA low set-up time to SCL low (start)	100		ns
t5	SDA high hold time after SCL high (stop)	100		ns

Fast Mode I2C Specification



Typical Characteristics

(Unless otherwise noted, $V_{VIN12}=V_{LD01/2}+0.25V$, $V_{VSYS}=(V_{LD01/2}+1.6V)$ or 2.7V whichever greater, $I_{0UT}=1mA$, $C_{VIN12}=10\mu$ F, $C_{VSYS}=C_{VIN34}=C_{VIN5}=C_{VIN6}=C_{VIN7}=1u$ F, $C_{LD01}=C_{LD02}=10\mu$ F, $C_{LD03}=C_{LD04}=C_{LD05}=C_{LD06}=C_{LD07}=1\mu$ F, $C_{VREF}=0.1\mu$ F, $Ta=-40^{\circ}C\sim85^{\circ}C$. Typical values are at. $Ta=25^{\circ}C$, $V_{VSYS}=3.8V$; $V_{VIN12}=1.3V$; V_{VIN34} , V_{VIN5} , V_{VIN6} , $V_{VIN7}=3.8V$; $V_{LD01/2}=1.05V$, $V_{LD03/4/5/6/7}=2.8V$.)



ET5907



47



ET5907





ET5907



Application Circuits



Package Dimension



Tape Information



Marking



Revision History and Checking Table

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
1.0	2020-10-22	Original Version	Liu Yi Guo	Liu Yi Guo	Liu Jia Ying
1.1	2021-3-29	Update Parameter and Note	Liu Yi Guo	Liu Yi Guo	Liu Jia Ying
1.2	2022-4-29	Add characteristic curve	Liu Yi Guo	Liu Yi Guo	Liu Jia Ying
1.3	2022-5-13	Update thermal resistance and thermal resistance test condition	Liu Yi Guo	Liu Yi Guo	Liu Jia Ying
1.4	2022-8-4	Update Effective Output Ceramic Capacitor Value	Liu Yi Guo	Liu Yi Guo	Yang Xiao Xu
1.5	2023-1-3	Update Typeset	Yang Xiao Xu	Liu Yi Guo	Yang Xiao Xu
1.6	2023-10-23	Add Marking	Yang Xiao Xu	Liu Yi Guo	Yang Xiao Xu
1.7	2024-12-23	Update LDO1~7 AMR	Yang Xiao Xu	Liu Yi Guo	Liu Jia Ying