# ET51200 - Sink and Source DDR Termination Regulator

### **General Description**

The ET51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

The ET51200 maintains a fast transient response and requires a minimum output capacitance of only 20µF. The ET51200 supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low-Power DDR3 and DDR4 VTT bus termination.

In addition, the ET51200 provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

The ET51200 is available in the thermally efficient DFN10 thermal pad package, and is rated both Green and Pb-free. It is specified from -40°C to +85°C.

#### Features

- Input Voltage: Supports 2.5V Rail and 3.3V Rail
- VLDOIN Voltage Range: 1.1V to 3.5V
- Sink and Source Termination Regulator Includes Droop Compensation
- (Typically 3×10uF MLCCs) for Memory Termination Applications (DDR)
- PGOOD to Monitor Output Regulation
- EN Input Control
- REFIN Input Allows for Flexible Input Tracking Either Directly or Through Resistor Divider
- Remote Sensing (VOSNS)
- ±10mA Buffered Reference (REFOUT)
- Built-in Soft Start, UVLO, and OCL
- Thermal Shutdown
- Supports DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 VTT Applications

#### **Device Information**

Part No.	Package	MSL
ET51200	DFN10 (3mm×3mm)	Level 1

## Applications

- Memory Termination Regulator for DDR, DDR2, DDR3, DDR3L, Low-Power DDR3 and DDR4
- Notebooks, Desktops, and Servers
- Telecom and Datacom
- Base Stations
- LCD-TVs and PDP-TVs

## **Pin Configuration**



### **Pin Function**

Pin Name	Pin No.	Pin Description
REFIN	1	Reference input.
VLDOIN	2	Supply voltage for the LDO.
VO	3	Power output for the LDO.
PGND	4	Power ground for the LDO.
VOSNS	5	Voltage sense input for the LDO. Connect to positive terminal of the output
V03N3	5	capacitor or the load.
		Reference output. Connect to GND through 0.1- $\mu$ F ceramic capacitor. If there is a
REFOUT	6	REFOUT capacitors at DDR side, keep total capacitance on REFOUT pin below
		0.47μF. The REFOUT pin can not be open.
EN 7		For DDR VTT application, connect EN to SLP_S3. For any other application, use
LIN	I	the EN pin as the ON/OFF function.
GND	8	Signal ground.
PGOOD	9	Open-drain, power-good indicator.
) /INI	10	2.5V or 3.3V power supply. A ceramic decoupling capacitor with a value between
VIN	10	1μF and 4.7μF is required.
TP	11	Thermal pad ,connect to GND or floating

#### **Block Diagram**



### **Functional Description**

#### Overview

The ET51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

The device maintains a fast transient response and only requires a minimum output capacitance of 20µF. The device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 VTT bus termination.

#### VIN Input Capacitor

Add a ceramic capacitor, with a value between  $1.0\mu$ F and  $4.7\mu$ F, placed close to the VIN pin, to stabilize the bias supply (2.5V rail or 3.3V rail) from any parasitic impedance from the supply.

#### **VLDOIN Input Capacitor**

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a  $10\mu$ F (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the Cvo value for input.

#### **Output Capacitor**

For stable operation, the total capacitance of the VO output pin must be greater than 20µF. Attach three, 10

 $\mu$ F ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than  $2m\Omega$ , insert an RC filter between the output and the VOSNS input to achieve loop stability. The RC filter time constant should be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

#### Sink and Source Regulator (VO Pin)

The ET51200 is a sink and source tracking termination regulator specifically designed for low input voltage, low-cost, and low external component count systems where space is a key application parameter. The device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, connect a remote sensing terminal, VOSNS, to the positive terminal of each output capacitor as a separate trace from the high current path from VO.

#### **Reference Input (REFIN Pin)**

The output voltage, VO, is regulated to REFOUT. When REFIN is configured for standard DDR termination applications, REFIN can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The ET51200 device supports REFIN voltages from 0.5V to 1.8V, making it versatile and ideal for many types of low-power LDO applications.

#### **Reference Output (REFOUT Pin)**

When it is configured for DDR termination applications, REFOUT generates the DDR VTT reference voltage for the memory application. It is capable of supporting both a sourcing and sinking load of 10mA. REFOUT becomes active when REFIN voltage rises to 0.390V and VIN is above the UVLO threshold. When REFOUT is less than 0.375V, it is disabled and subsequently discharges to GND through an internal  $10k\Omega$  MOSFET. REFOUT is independent of the EN pin state.

#### Soft-Start Sequencing

A current clamp implements the soft-start function of the VO pin. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When VO is outside of the power-good window, the current clamp level is one-half of the full over-current limit (OCL) level. When VO rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and the over-current limit works for both directions. The soft-start function works not only from GND to the REFOUT voltage, but also from VLDOIN to the REFOUT voltage.

#### Enable Control (EN Pin)

When EN is driven high, the VO regulator begins normal operation. When the device drives EN low, VO discharges to GND through an internal  $18\Omega$  MOSFET. REFOUT remains on when the device drives EN low. Ensure that the EN pin voltage remains lower than or equal to VIN at all times.

#### Power Good Function (PGOOD Pin)

The ET51200 device provides an open-drain PGOOD output that goes high when the VO output is within  $\pm 20\%$  of REFOUT. PGOOD de-asserts within 10µs after the output exceeds the size of the power-good window. During initial VO start-up, PGOOD asserts high 2ms (Typ) after the VO enters power good window. Because PGOOD is an open-drain output, a pull-up resistor with a value between 1kΩ and 100kΩ, placed between

PGOOD and a stable active supply voltage rail is required.

#### **Current Protection (VO Pin)**

The LDO has a constant over-current limit (OCL). The OCL level reduces by one-half when the output voltage is not within the power-good window. This reduction is a non-latch protection.

#### **UVLO Protection (VIN Pin)**

For VIN under-voltage lockout (UVLO) protection, the ET51200 monitors VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

#### Thermal Shutdown

The ET51200 monitors junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

#### Tracking Start-up and Shutdown

The ET51200 also supports tracking start-up and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking start-up, VO follows REFOUT once REFIN voltage is greater than 0.39V. REFIN follows the rise of VDDQ rail through a voltage divider.

The typical soft-start time (tss) for the V<sub>DDQ</sub> rail is approximately 3ms, however it may vary depending on the system configuration. The soft-start time of the VO output no longer depends on the OCL setting, but it is a function of the soft-start time of the VDDQ rail. PGOOD is asserted 2ms after V<sub>VO</sub> is within  $\pm$ 20% of REFOUT. During tracking shutdown, the VO pin voltage falls following REFOUT until REFOUT reaches 0.37V. When REFOUT falls below 0.37V, the internal discharge MOSFETs turn on and quickly discharge both REFOUT and VO to GND. PGOOD is deasserted when VO is beyond the  $\pm$ 20% range of REFOUT. Figure 2 shows the typical timing diagram for an application that uses tracking start-up and shutdown.





Figure 1. Typical Timing Diagram for S3 and Pseudo-S5 Support



#### Output Tolerance Consideration for VTT DIMM Applications

The ET51200 is specifically designed to power up the memory termination rail (as shown in Figure 3). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See Figure 4 for typical characteristics for a single memory cell.



Figure 3. Typical Application Diagram for DDR3 VTT DIMM using ET51200





In Figure 4, when Q1 is on and Q2 is off:

- Current flows from VDDQ via the termination resistor to VTT
- VTT sinks current
- In Figure 4, when Q2 is on and Q1 is off:
- Current flows from VTT via the termination resistor to GND
- VTT sources current

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Equation 1 applies to both DC and AC conditions and is based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

$$V_{\rm VTTREF} - 40 \,\,\rm{mV} < V_{\rm VTT} < V_{\rm VTTREF} + 40 \,\,\rm{mV} \tag{1}$$

The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning. The ET51200 ensures the regulator output voltage to be as shown in Equation 2, which applies to both DC and AC conditions.

$$V_{VTTREF} - 25 \text{ mV} < V_{VTT} < V_{VTTREF} + 25 \text{ mV}$$
(2)

where

-2 A < Ivtt < 2 A

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3, DDR3L, Low Power DDR3, and DDR4 applications (see Table 1 for detailed information). To meet the stability requirement, a minimum output capacitance of  $20\mu$ F is needed. Considering the actual tolerance on the MLCC capacitors, three  $10\mu$ F ceramic capacitors sufficiently meet the VTT accuracy requirement.

	DDR	DDR2	DDR3	LOW POWER DDR3
FSB Data Rates	200, 266, 333, and 400 MHz	400, 533, 677, and 800 MHz	800, 1066, 1330, and 1600 MHz	
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals	On-die termination for data group. VTT termination for address, comman and control signals	
Termination	Maximum	Not as demanding	Not as demanding	]

 Table 1. DDR, DDR2, DDR3 and LP DDR3 Termination Technology

Current	source/sink	Only 34 signals (address,	Only 34 signals		
Demand	transient	command, control) tied to VTT	(address, command, control) tied to VTT		
	currents of up	ODT handles data signals	ODT handles data signals		
	to 2.6 A to 2.9 A	Less than 1A of burst current	Less than 1A of burst current		
Voltage	2.5V Core and	1.8V Core and	1.5V Core and	1.2V Core and	
Level	I/O 1.25V VTT	I/O 0.9V VTT	I/O 0.75V VTT	I/O 0.6V VTT	

The ET51200 uses transconductance ( $g_M$ ) to drive the LDO. The transconductance and output current of the device determine the voltage droop between the reference input and the output regulator. The typical transconductance level is 250 S at 2 A and changes with respect to the load in order to conserve the quiescent current (that is, the transconductance is very low at no load condition). The (gM) LDO regulator is a single pole system. Only the output capacitance determines the unity gain bandwidth for the voltage loop, as a result of the bandwidth nature of the transconductance (see Equation 3).

$$f_{\rm UGBW} = \frac{g_{\rm M}}{2 \times \pi \times C_{\rm OUT}}$$
(3)

where

- $f_{\text{UGBW}}$  is the unity gain bandwidth
- g<sub>M</sub> is transconductance
- $C_{\text{OUT}}$  is the output capacitance

Consider these two limitations to this type of regulator that come from the output bulk capacitor requirement. In order to maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the -3dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the design.

In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to prevent the gain peaking effect around the transconductance ( $g_M$ ) -3dB point because of the large ESL, the output capacitor and parasitic inductance of the VO pin voltage trace.

### **REFOUT (VREF) Consideration for DDR2 Applications**

During ET51200 tracking start-up, the REFIN voltage follows the rise of the  $V_{DDQ}$  rail through a voltage divider, and REFOUT ( $V_{REF}$ ) follows REFIN once the REFIN voltage is greater than 0.39V. When the REFIN voltage is lower than 0.39V,  $V_{REF}$  is 0V.

The JEDEC DDR2 SDRAM Standard (JESD79-2E) states that VREF must track VDDQ/2 within  $\pm 0.3V$  accuracy during the start-up period. To allow the ET51200 device to meet the JEDEC DDR2 specification, a resistor divider can be used to provide the VREF signal to the DIMM. The resistor divider ratio is 0.5 to ensure that the VREF voltage equals VDDQ/2.



#### Figure 5. Resistor Divider Circuit

When selecting the resistor value, consider the impact of the leakage current from the DIMM VREF pin on the reference voltage. Use Equation 4 to calculate resistor values.

$$R_{REF} \le \frac{2 \times \Delta V_{REF}}{I_{REF}}$$
(4)

where

- RREF is the resistor value
- $\Delta V_{\text{REF}}$  is the VREF DC variation requirement
- $I_{\mathsf{REF}}$  is the maximum total VREF leakage current from DIMMs

#### Low Input Voltage Applications

ET51200 can be used in an application system that offers either a 2.5V rail or a 3.3V rail. The ET51200 device has a minimum input voltage requirement of 2.375V. If a 2.5V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375V or greater. The voltage tolerance for a 2.5V rail input is between  $\pm$ 5% accuracy, or better.

#### S3 and Pseudo-S5 Support

The ET51200 provides S3 support by an EN function. The EN pin could be connected to an SLP\_S3 signal in the end application. Both REFOUT and VO are on when EN = high (S0 state). REFOUT is maintained while VO is turned off and discharged via an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.390 V, ET51200 enters pseudo-S5 state. Both VO and REFOUT outputs are turned off and discharged to GND through internal MOSFETs when pseudo-S5 support is engaged (S4 or S5 state). Figure 1 shows a typical start-up and shutdown timing diagram for an application that uses S3 and pseudo-S5 support.

Symbol	Parameters (Items)	Value	Unit
VREFIN	REFIN Voltage	-0.3 to 3.6	V
Vin	VIN Voltage	-0.3 to 6.0	V
VLDOIN	VLDOIN Voltage	-0.3 to 3.6	V
Vosns	VOSNS Voltage	-0.3 to 3.6	V
V <sub>EN</sub>	EN Voltage	-0.3 to 6.5	V
	PGND Voltage	-0.3 to 0.3	V
VREFOUT	REFOUT Voltage	-0.3 to 3.6	V
Vo	VO Voltage	-0.3 to 3.6	V
V <sub>PGOOD</sub>	PGOOD Voltage	-0.3 to 6.5	V
TJ	Maximum Operating Junction Temperature	-40 to 150	°C
Tstg	Storage Temperature	-65 to 150	°C
ΤL	Lead Temperature (Soldering, 10 sec)	300	°C
\/	Human Body Model (JESD22-A114)	±2000	v
Vesd	Charged Device Model (JESD22-C101)	±500	

## Absolute Maximum Ratings

## **Thermal Characteristics**

Symbol	Ratings	Value	Unit
R <sub>0JA</sub>	Junction-to-Ambient thermal resistance	56	°C/W
Rejc(top)	Junction-to-Case(TOP) thermal resistance	86	°C/W
Rejb	Junction-to-Board thermal resistance	30	°C/W
PD	Max power dissipation	2.2	W

## **Recommended Operating Conditions**

Symbol	Parameters	Rating	Unit
V <sub>IN</sub>	VIN Voltage	2.375 to 5.5	V
V <sub>EN</sub>	EN Voltage	-0.1 to 3.5V	V
	VLDOIN Voltage	-0.1 to 3.5V	V
Vosns	VOSNS Voltage	-0.1 to 3.5V	V
V <sub>REFIN</sub>	REFIN Voltage	0.5 to1.8	V
V <sub>PGOOD</sub>	PGOOD Voltage	-0.1 to 3.5	V
Vo	VO Voltage	-0.1 to 3.5	V
VREFOUT	REFOUT Voltage	-0.1 to 1.8	V
Vpgnd	PGND Voltage	-0.1 to 0.1	V
T <sub>A</sub>	Operating Free-air Temperature	-40 to 85	°C

## **Electrical Characteristics**

Over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $V_{VLDOIN} = 1.8 \text{ V}$ ,  $V_{REFIN} = 0.9 \text{ V}$ ,  $V_{VOSNS} = 0.9 \text{ V}$ ,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 3 \times 10 \mu F$  (unless otherwise noted).

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
Vin	Input Voltage Operation Range		2.375		5.5	V
	Power Supply Voltage					
VVLDOIN	Operation Range		1.1		3.5	V
SUPPLY C						
	Supply Current	T <sub>A</sub> = 25 °C, V <sub>EN</sub> = 3.3 V, No Load	0.40	0.60	1.0	mA
		$T_A = 25 \text{ °C}, V_{EN} = 0 \text{ V},$	0.10	0.00		
	Shutdown Current	V <sub>REFIN</sub> = 0, No Load	35	55	80	
IIN_SHDN	Shutdown Current	$T_A = 25 \text{ °C}, V_{EN} = 0 \text{ V},$	120	190	400	μA
		$V_{\text{REFIN}} > 0.4 \text{ V}$ , No Load			50	
	Supply Current of VLDOIN	$T_A = 25 \text{ °C}, V_{EN} = 3.3 \text{ V}, \text{ No Load}$		1	50	
ILDOIN_SHDN	Shutdown Current of VLDOIN	$T_A = 25 \ ^\circ C$ , $V_{EN} = 0 \ V$ , No Load		0.1	50	μA
INPUT CUF	RENT				L	
I <sub>REFIN</sub>	Input Current, REFIN	V <sub>EN</sub> = 3.3 V			1	μA
VO OUTPU	Т				L	
	Output DC Voltage, VO	VREFOUT = 1.25 V (DDR1), Io = 0 A	-15		15	mV
		V <sub>REFOUT</sub> = 0.90 V (DDR2), I <sub>O</sub> = 0 A	-15		15	mV
Vvosns		VREFOUT = 0.75 V (DDR3), Io = 0 A	-15		15	mV
		VREFOUT = 0.675 V (DDR3L),IO = 0 A	-15		15	mV
		$V_{REFOUT} = 0.6 V (DDR4), I_0 = 0 A$	-15		15	mV
VVOTOL	Output Voltage Tolerance to REFOUT	–2 A < I <sub>VO</sub> < 2 A	-25		25	mV
Ivosrcl	VO Source Current Limit	With reference to REFOUT, Vosns = 90% × VREFOUT	3.0			A
IVOSNCL	VO Sink Current Limit	With reference to REFOUT, Vosns = 110% × VREFOUT	3.0			Α
Idschrg	Discharge Current, VO	$V_{\text{REFIN}} = 0 \text{ V},  V_{\text{VO}} = 0.3 \text{ V},$ $V_{\text{EN}} = 0 \text{ V},  T_{\text{A}} = 25^{\circ}\text{C}$	8	15	25	Ω
POWERGO	OD COMPARATOR					
		PGOOD window lower threshold with respect to REFOUT	-23.5	-20	-17.5	
$V_{PG\_TH}$	VO PGOOD Threshold	PGOOD window upper threshold with respect to REFOUT	17.5	20	23.5	%
		PGOOD hysteresis		5		
tpg_delay	PGOOD Start-up Delay	Start-up rising edge, VOSNS within		2		ms

## Electrical Characteristics(Continued)

Over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $V_{VLDOIN} = 1.8 \text{ V}$ ,  $V_{REFIN} = 0.9 \text{ V}$ ,  $V_{VOSNS} = 0.9 \text{ V}$ ,  $V_{EN} = V_{VIN}$ ,  $C_{OUT} = 3 \times 10 \ \mu\text{F}$  (unless otherwise noted)

Symbol	Parameters	Conditions	Min	Тур	Мах	Unit
POWERGO	DD COMPARATOR (Contin	ued)				
$V_{PG_OL}$	Output Low Voltage	I <sub>SINK</sub> = 4 mA			0.4	V
tpg_baddly	PGOOD Bad Delay	VOSNS is outside of the ±20% PGOOD window		10		μs
Ipg_lkg	PGOOD Leakage Current	V <sub>OSNS</sub> = V <sub>REFIN</sub> (PGOOD high impedance), V <sub>PGOOD</sub> = V <sub>VIN</sub> + 0.2 V			1	μA
<b>REFIN AND</b>	REFOUT					
VREFIN	REFIN Voltage Range		0.5		1.8	V
Vrefin_uvlo	REFIN Under-voltage Lockout	REFIN rising	360	390	420	mV
$V_{REFIN}_{HYS}$	REFIN Under-voltage Lockout Hysteresis		10	20	50	mV
VREFOUT	REFOUT Voltage			VREFIN		V
	REFOUT Voltage Tolerance to VREFIN	$-1 \text{ mA} < I_{REFOUT} < 1 \text{ mA},$ V <sub>REFIN</sub> = 1.25 V	-12		12	mV
		$-1 \text{ mA} < I_{REFOUT} < 1 \text{ mA},$ V <sub>REFIN</sub> = 0.90 V	-12		12	mV
VREFOUT_OL		$-1 \text{ mA} < I_{\text{REFOUT}} < 1 \text{ mA},$ V <sub>REFIN</sub> = 0.75 V	-12		12	mV
		$-1 \text{ mA} < I_{\text{REFOUT}} < 1 \text{ mA},$ $V_{\text{REFIN}} = 0.675 \text{ V}$	-12		12	mV
		$-1 \text{ mA} < I_{\text{REFOUT}} < 1 \text{ mA},$ V <sub>REFIN</sub> = 0.60 V	-12		12	mV
REFOUT_SRCL	Source Current Limit	V <sub>REFOUT</sub> = 0 V	10	40		mA
IREFOUT_SNCL	Sink Current Limit	V <sub>REFOUT</sub> = 0 V	10	40		mA
UVLO AND	EN LOGIC THRESHOLD					
Vvin_uvlo	UVLO Threshold	Wake up, T <sub>A</sub> = 25°C	2.100	2.300	2.375	V
		Hysteresis		50		mV
$V_{ENH}$	High-level Input Voltage	Enable, V <sub>IN</sub> =3.3V	1.7			V
VENL	Low-level Input Voltage	Enable, V <sub>IN</sub> =3.3V			0.3	V
VENHYS	Hysteresis Voltage	Enable, $V_{IN}$ =3.3V		0.5		V
Ien_lkg	Logic Input Leakage Current	EN, T <sub>A</sub> = 25°C	-1		1	μA
THERMAL S	HUTDOWN				-	·
T <sub>TSD</sub>	Thermal Shutdown	Shutdown temperature		150		•~
Ттѕн	Threshold	Hysteresis		25		°C

12

## **Application Circuits**



\*This design example describes a 3.3 VIN, DDR3 configuration.

## PCB Layout Guide

DFN10



## **Package Dimension**



## **Tape Information**



### **Marking Information**



### **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2023-04-24	Preliminary Version	Dongsh,Tugz	Shib	Liujy
0.1	2023-12-12	Update Package Picture	Shibo	Shib	Liujy
1.0	2024-01-14	Official Version	Shibo	Shib	Liujy
1.1	2024-08-01	Update SPEC	Tugz	Liuxm	Liujy