

Dual-Rail Ultra-Low Dropout 1.5A LDO

General Description

The ET5A5ADJZB is CMOS-based low-dropout, low-power linear regulators, offering 1500mA with NMOS pass transistor and a separate bias supply voltage(V_{BIAS}). The device provides very stable, accurate output voltage with low noise, high ripple rejection and low supply current suitable for space constrained, noise sensitive application. ET5A5ADJZB consists of an accurate voltage-reference block, an error amplifier, a thermal-shutdown circuit, and a current limit circuit.

Features

- Wide VIN Voltage Range: VOUT+VDROP to 5.5V&<VBIAS
- Wide V_{BIAS} Voltage Range: 2.7V to 5.5V
- Output Voltage Range: 0.5V to 3.0V
- Very Low V_{BIAS} Input Current: 60µA
- Ultra Low Dropout: 120mV at 1.5A@Vout=1V
- Built-in Over-current Protection and Thermal Shutdown Circuit
- Built-in Auto-discharging Circuit (optional)
- Built-in Under Voltage Lock-out
- Package Information:

Part No.	Package	MSL	
ET5A5ADJZB	WLCSP6 (1.2mm×0.8mm×0.35mm,0.4pitch)	Level 1	

Applications

- Telecom Industrial and Consumer Equipment
- FPGA, DSP and Logic Power Supplies
- Switching Power Supply Post Regulation
- Specific Start-up Time or Sequencing Requirement Applications

Pin Configuration



Pin Function

Pin Name	Symbol	Pin Description
A1	OUT	The power output of the device.
AI	001	A 22 μ F (typ.) ceramic capacitor is recommended at this pin.
A 2	INI	Input voltage Pin. Large bulk capacitance should be placed closely to this pin.
A2 IN		A 10µF (typ.) ceramic capacitor is recommended at this pin.
B1	ADJ	Adjustable Regulator Feedback Input. Connect to output voltage resistor
DI	ADJ	divider central node.
B2	EN	Enable Input.
C1	GND	Ground pin.
C2	BIAS	Input voltage for controlling circuit.

ET5A5ADJZB

Block Diagram



Functional Description

The ET5A5ADJZB dual-rail very low dropout voltage regulator is using NMOS pass transistor for output voltage regulation from V_{IN} voltage. All the low current internal control circuitry is powered from the V_{BIAS} voltage.

The use of an NMOS pass transistor offers several advantages in applications. Unlike PMOS topology devices, the output capacitor has reduced impact on loop stability. V_{IN} to V_{OUT} operating voltage difference can be very low compared with standard PMOS regulators in very low V_{IN} applications.

The ET5A5ADJZB offers smooth start-up.

Input and Output Capacitor

The device is designed to be stable for ceramic output capacitors with 4.7μ F effective capacitance, greater ceramic capacitor is selected to get good dynamic performance. The device is also stable with multiple capacitors in parallel. In applications where no low input supplies impedance available (PCB inductance in V_{IN} and/or V_{BIAS} inputs as example), the recommended C_{IN} =10µF and C_{BIAS}= 1µF or greater.

Enable Pin Operation

The ET5A5ADJZB is turned on by setting the EN pin to "H". The threshold limits are covered in the electrical

characteristics table in this datasheet. When the EN pin is not used, connect the EN pin with V_{BIAS} to keep the LDO in operating mode.

Current Limit Protection

When output current of V_{OUT} pin is higher than current limit threshold or the V_{OUT} pin is direct short to GND, the current limit protection will be triggered and clamp the output current at a predesigned level to prevent over-current and thermal damage.

Thermal Shutdown Protection

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool down. When the junction temperature reduces to approximately +140°C the output circuit is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the heat dissipation of the regulator, protecting it from damage due to overheating.

Auto Discharging

When the EN pin set to "L", the output circuit will be disable immediately, and the Auto-Discharging circuit will be turned on to discharge the electric charge on output capacitor, and decrease the voltage of V_{OUT} in very short time.

Output Voltage Adjust

The required output voltage of Adjustable devices can be adjusted from V_{REF} to 3.0 V using two external resistors. Typical application schematics is shown blow.



$V_{OUT} = V_{REF} \times (1 + R1/R2)$

Typical value of V_{REF} (ADJ Pin) is 0.5V.It is recommended to keep the total serial resistance of resistors (R1 + R2) no greater than $100k\Omega$.

The output voltage needs to take into account the error caused by the resistance accuracy.

Power Up/Down Sequence Control

The recommended power on sequence of ET5A5ADJZB is to power on V_{SYS} first, then power on input power V_{IN} , then set V_{EN} to high level, and then enable LDO. The corresponding power off sequence is to turn off LDO. First, set V_{EN} to low level, then power off input power V_{IN} , and finally power off V_{SYS} .



Absolute Maximum Ratings

Symbol	Item	Rating	Unit
VIN	Input Voltage(IN Pin)	-0.3 to 6.0	V
VBIAS	Input Voltage (BIAS Pin)	-0.3 to 6.0	V
V_{EN}	Input Voltage (EN Pin)	-0.3 to 6.0	V
Vfb	Input Voltage (FB Pin)	-0.3 to 6.0	V
Vout	Output Voltage(OUT Pin)	-0.3 to 6.0	V
IOUT_MAX	Maximum Load Current	1500	mA
PD_max	Maximum Power Consumption(PCB: 5cm × 5cm, 2layer, 1OZ)	1500	mW
Tj_max	Maximum Junction Temperature	-40 to 150	°C
Tstg	Storage Temperature Range	-65 to +150	٥C
ΤL	Lead Temperature (Soldering, 10 sec)	260	٥C
Reja	Thermal Resistance, Junction-to-Air	66.6	°C/W
ESD	HBM (EIA/JESD22-A114-A)	±2	KV
ESD	CDM (EIA/JESD22-C101-A)	±1.5	KV

Recommended Operating Conditions

Symbol	Item	Rating	Unit
VIN	IN Input Voltage	VOUT+VDROP to 5.5 &VIN <vbias< td=""><td>V</td></vbias<>	V
VBIAS	BIAS Input Voltage	2.7 to 5.5 & V _{BIAS} >V _{OUT} +1.6V	V
Ι _{ουτ}	Output Current	0 to 1500	mA
TA	Operating Ambient Temperature	-40 to 85	°C
TJ	Operating Junction Temperature	-40 to 125	°C
CIN	Effective Input Ceramic Capacitor Value	2.2 to 22	μF
CBIAS	Effective Input Ceramic Capacitor Value	0.22 to 4.7	μF
Соит	Effective Output Ceramic Capacitor Value	4.7 to 33	μF
ESR	Input and Output Capacitor Equivalent Series	5 to 100	mΩ
	Resistance	5 10 100	11122

Electrical Characteristics

(Unless otherwise noted, $V_{IN}=V_{OUT}+0.3V$, $V_{BIAS}=V_{OUT}+1.6V$ or 3.0V which is greater, $I_{OUT}=10$ mA, $C_{IN}=10\mu$ F, $C_{OUT}=22\mu$ F, $C_{BIAS}=1\mu$ F, $T_{A}=-40$ ~+85°C. Typical values are at $T_{A}=25$ °C)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
	V _{IN} ⁽¹⁾		V _{OUT} +		5.5&<	
Input Voltage Range	VIN	Vin≥Vout+0.15V,Ta=25⁰C	VDROP		VBIAS	V
VBIAS Voltage Range	VBIAS	VBIAS>2.7&VBIAS> VOUT+1.6	2.7		5.5	V
Linder veltage leek out	VUVLO	VBIAS Rising	1.50	1.80	2.10	V
Under-voltage lock-out	Vuvlo_h	Hysteresis	0.10	0.26	0.45	V
VBIAS Current	Iq_on	Active mode: VEN=VBIAS	40	60	100	μA
VBIAS CUITEIIL	I _{Q_OFF}	V _{EN} =0V		1.0	3	μA
EB Voltage	V	T _A =25 ⁰C	0.495		0.505	V
FB Voltage	V _{FB}	T _A =-40 to 85 °C	0.490		0.510	V
Output Voltage	Vout		0.5		3.0	V
		Iout=500mA,Vout=1.0V		35	55	
Dropout Voltage	Vdrop ⁽²⁾	I _{OUT} =1000mA,V _{OUT} =1.0V		75	110	mV
		Ιουτ=1500mA,Vουτ=1.0V		120	180	
Current Limit	Іім	VIN=VOUT+0.2V,TA=25°C	1.8	2.5	3.8	Α
Short Current Limit	ISHORT	Vout=0V	400	700	1100	mA
Load Regulation	Poguaua	1mA≤I _{0∪⊺} ≤1500mA		2	25	mV
	RegLOAD	Vout=1.0V				
V _w Line Regulation	- Reg _{LINE}	V _{OUT} +0.3V≤V _{IN} ≤5V		0.01	0.1	%/V
V _{IN} Line Regulation		Vout=1.0V		0.01	0.1	
VBIAS Line Regulation		2.7V <v<sub>BIAS<5.5V,</v<sub>		0.01 0.1	0.1	
		(VBIAS>VOUT+1.6)VOUT=1.0V		0.01 0.1		%/V
	PSRR ⁽³⁾	V_{IN} to V_{OUT} , f=1kHz,				
		VIN=VOUT+0.5V,VOUT=1.0V,	60	75		
Ripple Rejection		Ripple 0.2Vp-p, Iout=30mA				dB
		VBIAS to VOUT, f=1kHz,	55 70			
		$V_{IN}=V_{OUT}+0.5V, V_{OUT}=1.0V,$		70		
		Ripple 0.2Vp-p,Iout=30mA				
	se e _N ⁽³⁾	$V_{IN}=V_{OUT}+0.5V$,	40*	60*	120*	μV _{RMS}
Output Noise		f=10 Hz to 100 kHz,	40 Vout	Vout	Vout	
		lou⊤=1mA	•001	•001	•001	
EN Pull-down Current	I _{EN}	VEN=5.5V,VBIAS=5.5V		0.9	3	μA
EN Input Voltage High	VENH		0.9		5.5	V
EN Input Voltage Low	VENL		0		0.4	V
Output resistance of						
auto discharge at off	RDIS	V _{EN} =0V,V _{OUT} =0.5V	85	150	250	Ω
state						

Electrical Characteristics(Continued)

(Unless otherwise noted, $V_{IN}=V_{OUT}+0.3V$, $V_{BIAS}=3.0V$, $I_{OUT}=10mA$, $C_{IN}=10\mu$ F, $C_{OUT}=22\mu$ F, $C_{BIAS}=1\mu$ F, $T_{A}=-40$ ~+85°C. Typical values are at. $T_{A}=25$ °C)

Load transient	V _{TRLD} ⁽³⁾	Ioυτ=1mA to 1500mA in 10us		65*	85*	mV
		VIN= VOUT+0.2V, TA=25°C	VIN= VOUT+0.2V, TA=25°C		Vout	
		Iout=1500mA to 1mA in 10us		65* 85*		
		V _{IN} = V _{OUT} +0.2V,T _A =25 °C	V _{IN} = V _{OUT} +0.2V,T _A =25 °C V _{OUT} V _O		V _{OUT}	mV
		V _{OUT} =1.0V,				
Turn-On Time	Ton	From assertion of V_{EN} to	150	230	450	μs
		Vout=90%Vout(NOM)				
		V _{OUT} =1.0V,				
Rise Time	TR	From assertion of Vout=10%	40	120	260	μs
		to 90%Vout(NOM)				
Thermal shutdown	Ttsd(3)	T vising	445	100	475	00
threshold		TJ rising	145	160	175	°C
Thermal shutdown	Тнүѕ ⁽³⁾	T. folling from obutdown	15	20	30	°C
hysteresis	I HYS	TJ falling from shutdown	15	20	- 30	-0

Notes:

1: The maximum input voltage should take into account the maximum power consumption (PD(max)). The calculation formula is as follows:

PD(max)= (V_{IN}(max)- V_{OUT})×I_{OUT}

The maximum power consumption of the circuit is 1500mW.

V_{IN(max)}=1500mW/I_{OUT}+V_{OUT}

For example:

If V_{OUT}= 1.0V,I_{OUT} =1500mA, The maximum input voltage is V_{IN}(max)=1500mW/1500mA+1.0=2.0V

2: V_{DROP} FT test method: test the V_{OUT} voltage at V_{SET}+V_{DROPMAX} with output current.

3: Guaranteed by design and characterization. not a FT item.

Application Circuits



Note*: $V_{OUT} = 0.5 \times (1+R1/R2)$, (R1+R2) no greater than $100k\Omega$. The feedforward capacitor C_{FF} is optional for the optimization of transient response , suggested value is 10nF.

Typical Characteristics

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed. (V_{IN} =1.30V, V_{BIAS} = 3.0V, I_{OUT} =1mA, C_{IN} =10 μ F, C_{OUT} =22 μ F, C_{BIAS} =1 μ F, V_{OUT} =1V)



Typical Characteristics (Continued)

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.





Package Dimension

WLCSP6



Tape Information



Marking Information



Revision History and Checking Table

Version	Dete	Revision Item	Modifier	Function &	Package &	
version	Date	Revision item	woomer	Spec Checking	Tape Checking	
0.0	2022-12-26	Preliminary Version	Tugz	Liuxm	Liujy	
1.0	2023-04-16	Official Version	Tugz	Liuxm	Liujy	
1.1	2023-05-26	Add Vin Range &Dropout	Tugz	Liuxm	Liujy	
1.2	2023-09-05	Update V _{BIAS} ,C _{IN} ,C _{OUT} Rang	Wangp	Liuxm	Liujy	
1.3	2024-05.31	Add SPEC Rang	Tugz	Liuxm	Liujy	