

### Phase-Noise Two-Channel Clock Fan-Out Buffer

### **General Description**

The ET3RL02 is a two-channel clock fan-out buffer, which is ideal for use in portable end-equipment, such as mobile phones. ET3RL02 has two clock request inputs (CLK\_REQ1 and CLK\_REQ2), each of which enable a single clock output.

ET3RL02 has an integrated Low-Drop-Out(LDO) voltage regulator which accepts input voltages from 2.3V to 5.5V and output 1.8V, 50mA.


#### **Features**

- Low Additive Noise
- Limited Output Slew Rate for EMI Reduction (1ns to 5ns Rise/Fall Time for 10pF to 50pF Loads)
- Adaptive Output Stage Controls Reflection
- Regulated 1.8V Externally Available I/O Supply
- Ultra-Small WLCSP8 (0.8mm × 1.6mm, 0.4mm Pitch) Package
- ESD Performance Exceeds JESD22:
  - -- 2000V Human-Body Model (JESD22-A114-A) Pass
  - -- 1000V Charged-Device Model (JESD22-C101-A) Pass

### **Applications**

- Mobile Phones
- Global Positioning Systems (GPS)
- Wireless LAN
- FM Radio


## Pin Configuration



### **Pin Function**

Pin No.	Pin Name	Pin Function
A1	V <sub>BAT</sub>	Input to internal LDO
A2	CLK_OUT1	Clock output 1
B1	V <sub>LDO</sub>	1.8V I/O supply for ET3RL02 and external TCXO
B2	CLK_REQ1	Clock request 1 (from peripheral) for Clock output 1
C1	MCLK_IN	Master clock input
C2	CLK_REQ2	Clock request 2 (from peripheral) for Clock output 2
D1	GND	Ground
D2	CLK_OUT2	Clock output 2

### **Block Diagram**



### **Device Functional Modes**

INPUTS			OUTPUTS		
CLK_REQ1 (1)	CLK_REQ2 (1)	MCLK_IN	CLK_OUT1	CLK_OUT2	
L	L	X	L	L	
L	Н	CLK	L	CLK	
Н	L	CLK	CLK	L	
Н	Н	CLK	CLK	CLK	

**Note(1)**: If a CLK\_OUT will always be enabled, it is acceptable to tie its CLK\_REQ pin to an external 1.8V source (not V<sub>LDO</sub>).

#### **Application Information**

#### **Input Clock Squarer**

Figure 1 shows the input stage of the ET3RL02. The input signal at MCLK\_IN can be a square wave or sine wave. C<sub>MCLK</sub> is an internal AC coupling capacitor that allows a direct connection from a temperature compensated crystal oscillator (TCXO) to the ET3RL02 without an external capacitor.




Figure 1. Input Stage with Internal AC Coupling Capacitor

The addition of any external components on the clock signal may increase the phase noise and jitter. The error source related to the internal decoupling capacitor is included in the specification of the ET3RL02. The recommended clock frequency band of the ET3RL02 is 10MHz to 52MHz for specified functionality.

All performance indicators are specified at 26MHz. The lowest acceptable sinusoidal signal amplitude is 0.8 V<sub>PP</sub> for specified performance. Amplitudes as low as 0.3V<sub>PP</sub> are acceptable but with reduced phase-noise and jitter performance.

#### **Output Stage**

Each output drives 1.8V LVCMOS levels. Adaptive output buffers limit the rise/fall time of the output to within 1ns to 5ns with load capacitance between 10pF and 50pF. Fast slew rates introduce EMI into the system. Each output buffer limits EMI by keeping the rise/fall time above 1ns. Slow rise/fall times may cause additive phase noise and duty cycle errors of the load device. So the output buffer will reduce these errors by keeping the rise/fall time within 5ns.

In addition, the output stage dynamically alters impedance according to the instantaneous voltage level of the output. This dynamic change reduces reflections keeping the output signal monotonic during transitions. Each output is active low when not requested to avoid false clocking of the load device.

#### LDO

The integrated 1.8V low noise LDO provide the I/O supply for the output buffers. The external output of LDO available to power a clock source such as a TCXO. A clean supply is provided to the clock buffers and the clock source for optimum phase noise performance. The input range of the LDO allows the device to power directly from a single cell Li battery. The LDO is enabled by either of the CLK\_REQ\_N signals. When the device is disabled, it enters a low-power shutdown mode with battery consumption less than  $1\mu A$ . The LDO requires an output decoupling capacitor in the range of  $1\mu F$  to  $10\mu F$  with an equivalent series resistance (ESR) of at least  $0.1\Omega$  for compensation and high-frequency PSR. This capacitor must stay within the specified range for capacitance and ESR over the entire operating temperature range.

A ceramic capacitor can be used if a small external resistance is added in series with it to increase the effective ESR. An input bypass capacitor of 1µF or larger is recommended

#### **Absolute Maximum Ratings**

Over operating free-air temperature range, unless otherwise noted.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

Symbol	Parameter			Max	Unit
		$V_BAT$	-0.3	7.0	V
$V_{MAX}$	Voltage range <sup>(2)</sup>	CLK_REQ1/2	-0.3	5.0	V
		MCLK_IN,VLDO,CLK_OUT1/2	-0.3	2.19	V
lık	Input clamp current at VBAT, VI<0	CLK_REQ1/2, and MCLK_IN		-50	mA
I <sub>MAX1</sub>	Continuous output current CLK_OUT1/2			±20	mA
I <sub>MAX2</sub>	Continuous current through GND VBAT, VLDO			±50	mA
ТJ	Operating virtual junction temperature			150	°C
T <sub>STG</sub>	Storage temperature range			150	°C

Note2: All voltage values are with respect to network ground pin.

### **Recommended Operating Conditions**

Symbol	Parameter			Max	Unit
V <sub>BAT</sub>	Input voltage to in	iternal LDO	2.3	5.5	V
Vı	Input voltage	MCLK_IN, CLK_REQ1/2	0	1.89	V
Vo	Output voltage	CLK_OUT1/2	0	1.8	V
ViH	High-level input voltage	High-level input voltage CLK_REQ1/2		1.89	V
VIL	Low-level input voltage CLK_REQ1/2		0	0.5	V
Іон	High-level output current, DC current				mA
loL	Low-level output current, DC current			8	mA
C <sub>LDO</sub>	Effective V <sub>LDO</sub> output ceramic capacitor value			10	uF
ESR	V <sub>LDO</sub> output capacitor equivalent series resistance (ESR)			100	mΩ
TA	Operating ambient ten	nperature range	-40	85	°C

All unused inputs of the device must be held at VCC or GND to ensure proper device operation.

### **Electrical Characteristics**

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
LDO							
V <sub>OUT</sub>	LDO output voltage	I <sub>OUT</sub> :	= 50mA	1.71	1.8	1.89	V
C <sub>LDO</sub>	External load capacitance			1		10	μF
I <sub>OUT(SC)</sub>	Short circuit output current	RL	= 0Ω		100		mA
lout(PK)	Peak output current	$V_{BAT} = 2.3V$ ,	V <sub>LDO</sub> = V <sub>OUT</sub> − 5%			180	mA
PSRR	Power supply rejection	$V_{BAT} = 2.3V,$ $I_{OUT} = 2mA$	f <sub>IN</sub> = 217Hz & 1kHz f <sub>IN</sub> =3.25MHz	60 40			dB
	-	10Hz to 100kHz	I <sub>LDO</sub> =1mA		17		uV <sub>RMS</sub>
eN	Output noise	T <sub>A</sub> =25°C	I <sub>LDO</sub> =50mA		25		uV <sub>RMS</sub>
Tsu	LDO startup time		, C <sub>LDO</sub> = 1 μF, to V <sub>IH</sub> = 1.71V		0.2		
150	LDO startup time	$V_{BAT} = 5.5V$ , $C_{LDO} = 10\mu F$ , $CLK_REQN$ to $V_{IH} = 1.71V$				1	ms
POWER (	CONSUMPTION						
I <sub>SB</sub>	Standby current		Device in standby (all V <sub>CLK_REQ_N</sub> = 0 V)		0.2	1	μA
Iccs	Static current consumption	Device active but not switching			0.4	1	mA
Іов	Output buffer average current	f <sub>IN</sub> = 26MHz	, C <sub>LOAD</sub> = 50pF		4.2		mA
СРД	Output power dissipation capacitance	f <sub>IN</sub> = 26MHz				44	pF
MCLK_IN	INPUT						
l <sub>l1</sub>	CLK_REQ1/2 leakage current	V <sub>I</sub> = V <sub>IH</sub> or GND				1	μA
I <sub>I2</sub>	MCLK_IN	CLK_REQ1&2=GND, V <sub>LDO</sub> =1.8V				1	uA
Rı	MCLK_IN impedance	f <sub>IN</sub> = 26MHz			6		kΩ
Fin	MCLK_IN frequency range			10	26	52	MHz

## **Electrical Characteristics(Continued)**

Over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	Test C	onditions	Min	Тур	Max	Unit
MCLK_IN	LVCMOS SOURCE			•	•		•
			10Hz		-117		
			100Hz		-129		
	Additive phase	$f_{IN} = 26MHz$ ,	1kHz offset		-140		dBc/
	noise	tr/tf ≤ 1ns	10kHz offset		-149		Hz
			100kHz offset		-153		
			1MHz offset		-148		
	Additive jitter		Iz, V <sub>PP</sub> = 0.8V, 0K∼5MHz		0.37		ps (rms)
	MCLK_IN to		<u> </u>				()
$t_{DL}$	CLK_OUTn				10		ns
	propagation delay						
DCL	Output duty cycle		26MHz, <sub>N</sub> = 50%	45	50	55	%
MCLK_IN	SINUSOIDAL SOURC	E			-I		1
V <sub>MA</sub>	Input amplitude						V
			10Hz		-118		
			100Hz		-130		
		$f_{IN} = 26MHz$ ,	1kHz offset		-141		
		$V_{MA} = 1.8V_{PP}$	10kHz offset		-149		
			100kHz offset		-152		
	Additive phase		1MHz offset		-148		dBc/
	noise <sup>(3)</sup>		10Hz		-116		Hz
			100Hz		-128		
		$f_{IN} = 26MHz$ ,	1kHz offset		-139		
		$V_{MA} = 0.8V_{PP}$	10kHz offset		-146		
			100kHz offset		-150		
			1MHz offset		-146		
	Additive jitter (3)	$f_{IN} = 26MHz, V_{MA} = 1.8V_{PP},$ BW = 10K $\sim$ 5MHz			0.41		ps (RMS)
t <sub>DS</sub>	MCLK_IN to CLK_OUT1/2 propagation delay				12		ns
DCs	Output duty cycle	f <sub>IN</sub> = 26MH;	z, V <sub>MA</sub> > 1.8V <sub>PP</sub>	45	50	55	%

### **Electrical Characteristics(Continued)**


Over operating free-air temperature range (unless otherwise noted)

CLK_OU	CLK_OUT_N OUTPUTS							
tr	20% to 80% rise time	C <sub>L</sub> = 10pF to 50pF	1		5	ns		
tf	20% to 80% fall time	$C_L = 10pF$ to $50pF$	1		5	ns		
tsk	Channel-to-channel skew (3)	$C_L = 10pF \text{ to } 50pF (C_{L1} = C_{L2})$	-0.5		0.5	ns		
Vall	High-level	$I_{OH}$ = -100 $\mu$ A, reference to $V_{LDO}$	-0.1			V		
Vон	output voltage	$I_{OH} = -8mA$	1.2			V		
\/ <sub>0</sub>	Low-level	I <sub>OL</sub> = 20μA			0.2	V		
Vo	output voltage	I <sub>OL</sub> = 8mA			0.55	٧		

Note3: Guaranteed by design and characterization. not a FT item.


### **Typical Application**


The ET3RL02 is ideal for use in mobile applications as shown in Figure 2. In this example, a single low noise TCXO system clock source is buffered to drive a mobile GPS receiver and WLAN transceiver. Each peripheral independently requests an active clock by asserting a single clock request line (CLK\_REQ1 or CLK\_REQ2), when both clock request lines are inactive, the ET3RL02 enters a low current shutdown mode. In this mode the LDO output, CLK\_OUT1, and CLK\_OUT2 are pulled to GND and the TCXO will be unpowered.




## Package Dimension









### **COMMON DIMENSIONS**

(UNITS OF MEASURE = MILLIMETER)

SYMBOL	MIN	NOM	MAX			
Α	0.405	0.455	0.505			
A1	0.125	0.150	0.175			
A2	0.280	0.305	0.330			
b	0.195	0.220	0.245			
D	1.510	1.570				
D1	1.200BSC					
Е	0.710	0.740	0.770			
E1	0.400BSC					
e	0.400BSC					

## **Revision History and Checking Table**

Version	Date	Revision Item	Modifier	Function & Spec Checking	Package & Tape Checking
0.0	2020-10-15	Preliminary Version	Shilj	Shilj	Zhujl
1.0	2021-7-6	Initial Version	Shilj	Shilj	Zhujl
1.1	2021-8-19	Add remark in EC table	Shilj	Shilj	Liujy
1.2	2021-9-26	Add Output Noise and C <sub>P</sub> value	Shilj	Shilj	Liujy
1.3	2021-10-8	Add C <sub>LDO</sub> and ESR	Shilj	Shilj	Liujy
1.4	2022-11-15	Update Typeset	Tianqh	Shilj	Zhujl